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ABSTRACT  
This thesis suggests a new power saving CMOS technology - Adiabatic Quasi-static CMOS 
(AqsCMOS) logic. AqsCMOS logic makes use of charge recovery technique to achieve a 
compaiatively low power consumption to the CMOS logic. The new technology can be 
used to dnve and be driven by conventional static CMOS logic dicectly. 
As the size of the integrated circuit grows and more devices are fabricated per unit die 
area with the technology progress, the power dissipation of the integrated circuit becomes a 
very important concern. The heat produced by the circuit itself can bum the whole 
integrated circuit. The power dissipation of the conventional static CMOS logic is bounded 
by the charging and discharging processes of the gate capacitance. In AqsCMOS logic, 
energy are conserved by selectively charging and discharging the node capacitances to reveal 
logic levels using harmonic motion of charges. In theory, the power consumption of 
AqsCMOS logic can be zero. 
The basic building block of AqsCMOS logic is an inverter. The AqsCMOS employs 
"quasi-static logic" to maintain the compatibiHty of the AqsCMOS logic to the conventional 
static CMOS logic. Also, the logic levels of the AqsCMOS inverter and CMOS inverter are 
compatible. 
FinaUy, from the simulation results and the experimental data, the AqsCMOS logic is 
proved to be feasible. The power dissipation of the AqsCMOS is smaUer than the 
conventional static CMOS logic when the sizes of device are the same. Also, the logic levels 
of the AqsCMOS are compatible to the static CMOS which can be used to dnve the static 
CMOS devices directly. 
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Introduction 
1. INTRODUCTION  
1.1 Introduction 
i 
In this chapter, the objective of the project wiU be revealed. The difference between static 
CMOS, and dynamic CMOS logic and the origin of power dissipation in static and dynamic 
CMOS integrated circuit wiU be introduced for the ease to understand the Adiabatic Quasi-
static CMOS (Abbreviated as AqsCMOS, pronounced as "ae'kw9Z si:m9s ) technology and 
its low power property. After a brief description of the Adiabatic CMOS technology, the 
resources used to complete the research project is Hsted and the kyout of the thesis can be 
found in the end of this chapter. 
1.2 Objective 
The objective of the research is to develop a new style of low power CMOS technology, 
which is compatible to conventional static CMOS logic. 
1.3 Static CMOS Logic and Dynamic Logic 
In this section, static CMOS logic and dynamic logic wiU be introduced as the background 
materials of Adiabatic Quasi-static CMOS logic. 
1.3.1 Static CMOS logic circuit 
Static CMOS logic gates are constructed using symmetric NMOS and PMOS 
transistors. Figure 1-1 shows a block diagram view of an general static CMOS logic 
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gate. The input connect to both the PMOS block (F) as weU as the NMOS block 
( F ) . If aH the input to the F block is equal to 0，the upper PMOS block conducts 
and the lower NMOS block is cutoff then the output is a 1 and vice versa for aU the 
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Figure 1-1 General Static CMOS Logic Gate 
The static CMOS logic is so far the most commonly used technology for circuit 
development especiaUy random logic functions. 
Clocked static CMOS logic modifies static CMOS logic by inserting a 
transmission gate between two cascading logic blocks which control the flow of 
logic levels. When the on and off operations of the transmission gates are 
controUed by the same clock signal, aU the CMOS logic gates wiU be synchronised. 
1.3.2 Dynamic logic 
Dynamic logic circuit perform logic operations using the properties of the capacitive 
charge storage node. In dynamic logic, clock signals of double functions are 
employed. The first function is providing logic synchronisation. The second 
function is aUowing predefined chaige states to be estabHshed at a periodic rate. 
The output is defined only during a portion of the clock cycle, therefore, unHke a 
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Static CMOS discussed in chapter 1.3.1，a dynamic logic gate wiH only respond to 
the inputs during a predefined clock cycle. 
———^ Vdd 
C Mp Precharge 
？~^0 Vou 
^ 0 ~ ~ ~ I 4 ^ c ^ 
B 0  
c ° ~ 一 
F 
； 办 . 
^ 0~~] 
• Q • M^  Evaluate 
L-一， 
去 、， 
Figure 1-2 General Dynamic Logic Gate 
A basic single-clock, two-phase, general dynamic gate is shown in Figure 1-2. In 
the circuit, the logic is performed by logic block ( F ) , Transistors Mp and Mn are 
contxoUed by the clock 伞 and caUed precharge and evaluate devices respectively. 
These two transistors provide dynamic control and synchronisation of the charge. 
The operation of the ckcuit is divided into two phases, the precharge and 
evaluate phase. When the clock signal is 0，the Mp tums on and the Mn tums off. 
As a result, the Mp charges up C�," to V “ regardless of the inputs. The input signals 
are accepted at this moment When the clock switch to 1，the Mp become cutoff 
and Mn become conducting. If the logic block is also conducting, the C�,“ wiU be 
discharge to V。," 二 F „^. This is caUed conditional discharge which is characteristic of 
dynamic logic. 
This logic suffers from unintentional discharge (or unintentional charge up for 
p-logic) of C�," when the gates are cascaded. As discussed before, the input signal 
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Figure 1-3 CMOS inverter model for static dissipation calcukition 
must atdve before the evaluate phase starts. Yet the output of the preceding stage 
cannot pass to the succeeding stage as an input until the evaluate phase start. This 
contradiction can cause the C�,“ to be discharged incorrectly. 
1.4 Power Consumption in Static CMOS Integrated Circmt 
There are two main kinds of styles dissipation in CMOS integrated circuit, static dissipation 
due to the junction leakage current and dynamic dissipation due to the switching transient 
current and the charging and discharging processes of load capacitances. 
1.4.1 Static power dissipation 
Consider a CMOS inverter as shown in Figure 1-3 as discussed in chapter 1 .3 . 1 , 
when the input is 0，the NMOS transistor wiH be tumed off and the PMOS 
transistor wiU be tumed on. The output wiU be V ^ or 1. Similaxly, when the input 
is 1 , the NMOS transistor is switched on and the PMOS transistor is switched off. 
The output wiU be V^ ^ or 0. 
We can find that when one transistor is being switched on，the other must be 
being switched off. Therefore in an ideal case there wiU not be any dc current path 
from the V^! to V^ .^ 
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However, there is a smaU static power dissipation due to reverse bias leakage. In 
Figure 1-4，we can see the parasitic diode for a CMOS inverter. The source-drain 
diffusions and the p-weH diffusion form parasitic diodes. Also, a parasitic diode is 
formed between p-weU. to substrate. Since aU of these parasitic diodes are always 
reverse biased, their leakage current form a current path between V ^ and K " and 
contribute to the static dissipation. 
The reverse biased leakage 7^ current is described by the diode equation. 
！ 
l S ^ , , ( 1 - 1 ) 
‘ 2 r „ 
where 
q = electronic charge 
A = junction area 
n^  = intrinsic concentration of electron 
Xd - depletion width 
V^  = reverse bias voltage 
k = Boltzmann' s constant 
T = temperature 
r^  = effective carrier lifetime 
The static power dissipation per device is the product of the device leakage 
current and the supply voltage. The total static dissipation P! should be given by ( 1-
2) . 
P^  = ^ leakage current x supply voltage, ( ^'^ ^  
Typical static dissipation due to leakage for an inverter operating at 5V is 
between 1 to 2nW. 
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Figure 1-4 Model describing parasitic diodes 
1.4.2 Dynamic power dissipation 
1.4.2.1 Short ckcuit current 
Refemng to chapter 1.4.1, one transistor wiR be turned off when the other is 
tumed on. If the transistors can be switched £rom on to off and off to on 
within zero second as what they shouLd be in the ideal case, there should not 
be any extra dc current path from V^ ^ to V^ ^ other than the reverse biased 
leakage current of the parasitic diodes. However, in reaHty, the NMOS 
transistor and the PMOS transistor wiU be on for a very short period of time 
during transition because of the non-zero rise and faU time, which wiU form 
a short circuit between power supply and ground. 
1.4.2.2 Charging and discharging of load capacitances 
The main power dissipation of a CMOS circuit is from the charging and 
discharging of the load capacitances during a transition. 
The dynamic power dissipation (charging and discharging load 
capacitance) can be modeUed by assuming the rise and faH time of a square-
wave input V]" of frequency f^ 二 1 /^ is much smaUer than its period as 
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shown in Figure 1-5. The average dynamic power P^ dissipated during 
switching is given by ( 1 -3 ). 
l V 2 广 , （1-3) 
P,=- 1 iSOKdt + - k(0(K.-KM^ 
ip 0 �p t H 
where 
i^  二 n transistor transient current 
ip = p transistor transient current 
For a step input and with i^{t) - C^dV^ / dt ( Q = load capacitance) 
C ^ C °r 
P, = 7 ^ J KdVo + ^ ] {v , , -Vo)d(v& - K ) 
lp 0 lp Vdd 
_ CJ^cid 
= ~ v 
with fp = 一， w e have 
tp 
户 尸 ^ / p ( 1 - 4 ) 
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Figure 1-5 Waveforms for explanation of dynamic power dissipation 
Equation ( 1-4 ) shows an important factor that the dominant dynamic 
power dissipation is proportional to the operation frequency. 
1.4.2.3 Total power consumption 
The total power consumption o£ an integrated circuit is the sum of the static 
and the dynamic dissipation, i.e., 
P _ i 二 Ps + P j + s h o r t c i r c u i t p o w e r d i s s i p a t i o n ( 1 - 5 ) 
1.5 Adiabatic Logic 
1.5.1 Low power electronics 
Reducing the power consumption of the electronic devices are becoming a very hot 
research topic. There are two main reasons for the industry demanding low power 
electronic devices. 
1. The power used by the CMOS circuit becomes heat when charges flow £com the 
source to ground. In equation ( 1-4 )，we know dynamic power dissipation of 
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the CMOS circuit is known as Pj = CJ/^j^fp. The energy consumption of the 
circuit increases as the digital circuits are going to operate in higher clock 
frequencies. The heat produced by an integrated circuit operating in a high 
frequency can destroy the circuit itself. 
2. Portable electronic products such as mobile phone, notebook computer and so 
on are very popukr nowadays. Since most of these products are powered by 
battery, reducing power consumption means lengthening the operation tdme 
before repkcing or recharging the battery. , 
Since the increase in power consumption due to increasing the operation 
frequency is non-reducible by the conventional static CMOS techn0l0g7 described 
in chapter 1.3.1，scientists tried different ways to reduce the power consumption of 
digital circuit such as reducing the operation voltage of static CMOS. However, 
there seems to be a hmit of 0.9V in the operation voltage reduction which wiU be 
approached soon. In this moment we have another solution adiabatic logic making 
use of adiabatic charging and charge rec0ver7 technique. 
1.5.2 History of adiabatic logic 
The biggest breakthrough of adiabatic logic is recovering the chaige stored in the 
node capacitance of a digital circuit reveaHng logic levels and using adiabatic 
charging technique to reduce the loss to the on-resistance. Unlike conventional 
static CMOS, adiabatic logic redistribute the charges in the capacitors instead of 
discharging them to the ground. TheoreticaUy, adiabatic logic can use zero energy 
after the circuit is initiated. This is why the technology is caUed “Adiabatic Logic". 
In 1993, Younis and Knight [ 1 ] and Merkle [ 2 ] first proposed adiabatic logic 
with aknost zero power dissipation. In 1995, Dickinson and Denker [ 3 ] introduced 
adiabatic dynamic logic (ADL) and Wang and Lau [ 4 ] introduced Adiabatic 
pseudo-domino logic (APDL). However, aU of the proposed enhancement Ksted 
are not compatible to the static CMOS logic design. This means it is difficult to 
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convert the static CMOS design to adiabatic logic. For instance, adiabatic dynamic 
logic must utdHse precharge, input, evaluate and hold stages controUed by a four-
phase clock. Adiabatic pseudo-domino logic use a clock to control the charging and 
evaluation stages simikr to the CMOS domino logic. 
To maintain the compatibiHty with the conventional static CMOS, adiabatic 
quasi-static CMOS (AqsCMOS), that utiHse quasi-static architecture, is proposed in 
the thesis. The main difference of AqsCMOS fi:om A D L and A P D L is the 
AqsCMOS can dnve and be driven by a conventional static CMOS logic device 
» 
directly. The basic concept of the AqsCMOS is making use of a relatively high 
frequency adiabatic clock instead of employing multistage operation. This makes 
converting the design based on conventional static CMOS to AqsCMOS possible. 
Details about AqsCMOS technology wiU be introduced and discussed in chapter 3. 
1.6 Resources 
1.6.1 Computing instrument 
Sun Microsystems - SPARCStation 10 with 32MByte RAM 
SPARCStation 20 with 64MByte RAM 
Ultra 1 with 64MByte RAM 
1.6.2 CAD tools 
• Schematic capture 
Cadence ASIC Front End version 4.3 
• Layout Editor 
Cadence Layout Plus version 4.3 
Cadence ES2 Design Kit 2.1 
• Simulation Tool 
HSPICE version h93a by Metawave 
HSPICE version 96 by Metawave 
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• Circuit Model Library 
ECPD07 HSPICE Lev 6 Rev 4 
E C P D 1 0 HSPICE Lev 6 Rev 5 
1.6.3 Fabrication 
• ES2 through CMP, France 
• Technologies 
Dual Metal, 0.7 micron, p-weU CMOS Technology fECPD07) 
Dual Metal, 1.0 micron, p-weU CMOS Technology ^ECPDlO) 
1.7 Organisation of the Thesis 
FoU,owing this introduction chapter, the background theories of Adiabatic CMOS and 
Clocked Adiabatic CMOS Technology wiU be discussed in chapter 2. Based on these 
theories, Adiabatic Quasi-static CMOS (AqsCMOS) Technology is proposed. In chapter 2， 
the concept of AqsCMOS wiU be introduced. AqsCMOS logic wiU not work with the logic 
gates alone without Adiabatic Clocks Generator. Chapter 5 and 4 show the designs of 
Adiabatic Clocks Generators and Adiabatic CMOS Inverters. These chapters wiH also 
discuss the considerations in designing the gates and clock generators. To venfy the 
theories and reveal the feasibiHty of the proposed technology, two test clips are designed 
and tested. The measuring results of the test dips are shown in chapter 6. The thesis wiU 
be concluded in chapter 7. This chapter coUates the work that has been performed in the 
course of the research and makes suggestions for the future work. 
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2. BACKGROUND THEORIES  
2.1 Limit of energy dissipation 
In 1988，Bennett [ 5 ] proved for every operation of an irreversible device, there must be an 
energy dissipation not less than kTXn2 (where k is Boltzmann's constant and T is the 
temperature). 
Consider Merkle's example about the energy dissipation of an irreversible device [ 2 ]. 
When an “AND，，gate of power supply IV aUows 100 electrons to flow from ground to the 
supply during switching operation. The energy dissipation wiU be 1 OOeV. This value is 
about 4-OOOkT, for T is 300K, which is stiU compatatively very larger than the theoretical 
Hmit. However, by observing the trend of modem electronics, we wiH reach the value 
4000kT before the year 2000 and the physical Hmit by the year 2015. To overcome the 
barrier kThi2 which Hmits the operation frequencies of electronic devices as discussed in 
chapter 1.5.1, reversible devices must be developed. 
2.2 Reversible Electronics 
2.2.1 ReversibiHty 




H L M p 
h — J r ^ v�ut 




Figure 2-1 Inverter for reversible devices description 
At time ,,，the charge stored in C�,“ wiH be discharged to V^ ^ by M,,. When time 
=t2, the C。,“ wiU be charged up to V“ by M , These two operations erase the 
original statuses of the information storage device completely for the new 
information. By the historical paradox of MaxweU,'s demon in thermodynamics of 
information process [ 6 ]，each of these erasing operations is equivalent to an 
increase of entropy in the universe as a whole by at least H n 2 . Therefore, an 
energy dissipation not less kTln2 is unavoidable. In fact, the charging process 
dissipates j C V ^ of energy and the dischaiging process dissipates also j C V ^ of 
energy. 
However, if we can, by some means, deposit the charge originaUy stored in C�"t 
(information) instead of discharging (erasing) them to V^ ^ at /,，and withckaw the 
chaige stored at t) and recover it to C^” we can avoid the irreducible thermodynamic 
cost as the information is never erased. These charge recycHng and non-erasing 
operation are an examples of reversible operations. Also, aU the devices performing 
reversible operations are caUed reversible devices. 




2.2.2 Adiabatic Switching 
2.2.2.1 Conventional Charging 
When the input of a CMOS inverter goes from high to low, the circmt can 
be modeUed as shown in Figure 2-2. 
< ^ 
~ ^ = ^ ^ W ^ 牟 V — V -
V, ^ — — 0 
0 _ L k Vdd 
、 。秘 T V � V c _ f ^   
^ Vdd 
_ ” ^ ~ ^ 广 0 
<7 <7 
• � (b) 
Figure 2-2 Conventional charging model 
When the switch is closed, the fuU potential of the supply appear across 
the on-resistance R。"，causing the load capacitance Q^^ to start charging. The 
voltage across 民“decays as the capacitance is charged to V ^ When the 
load capacitor is fuUy charged up, a charge q 二 C_Vjd flows from the 
supply to the load capacitance. By calculating the energy consumption, 
E j = qVjd ~ ^load^li is transferred from the supply. 
Only 50% of the energy consumption goes to the capacitance while the 
energy stored in the capacitance is only jQ^^jF^^. The other \ C'w^^i/ is 
dissipated as heat pnmarily in the on-resistance. The energy dissipated as 
heat can never be recycled by any reversible devices. 
The same situation occurs when the load capacitance is discharged. 
When the input of the inverter goes high, the load capacitor is discharged to 
V^ ^ and the energy stored wiH totaHy dissipated as heat by the on-resistance 
of the n channel transistor. The charging and discharging processes result in 
the conclusion about power dissipation described in (1-4) . 
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2.2.2.2 Adiabatic Charging 
From chapter 2.2.2.1，the energy dissipated by the on-resistance when there 
is a high potential difference across the resistance as shown in Figure 2-2b. 
If we replace the dc supply and the switch shown in Figure 2-2a by a ramp 
supply, the potential across the on-resistance can be controUed. By 
increasing the period of the ramp, the K^ can be kept smaU. 
^ ^ ^ ^ ^ ^ V d d 
Vi _ ^ ^ ^ ^ ^ ^ ^ ^ ^  
0 
^ _ ^ ^ ^ _ ^ Vdd ’ 
Vc _ , """"^ ^ 
- " ^ 0 
Vdd 
^ — — ^ 0 
Figure 2-3 Adiabatic charging 
If the period of the ramp is much larger than the time constant, i.e., 
T » RC，the power dissipation, from Athas [ 8 ]，wiU be 
Er= l'RoJ = [ ^ ^ ] 2 R。J = [ ^ ^ ] CJ】d ( 2 - 1 ) 
Also, the similar discharge can be arranged with a descending ramp. 
By this conclusion in ( 2-1 )，we can reduce the power consumption by 
increasing the period of ramp. Athas and KoUer caUed this adiabatic 
charging process and Merkle caUed this reversible charging because of its 
non-dissipative nature. Younis and Knight [ 1 ] also achieved adiabatic 
charging by using an inductor (Figure 2-4) and similar conclusion about 
energy is drawn in (2-2 ). 
-/ra 





a = Yi 
o)j = yjo)l-a^ 
1 
CO, = I 
“4lc 
p-<^o rv-^^-N 
y v ^ i . 
C T 
V 去 
Figure 2-4 Athas and KoUer's adiabatic charging model 
2.2.3 Reversible devices 
A lot of reversible devices have been proposed. Fredkin and ToffoH 
7 ] reaHsed the conservative logic by switches, capacitors and inductors. Younis 
and Knight [ 1 ] introduced charge rec0ver7 logic (CRL) of adiabatic family with 
their reversible charge rec0ver7 gate. However, these reversible gates are normally 
very compHcated and krge when compared with the conventional CMOS circuits. 
‘ � K ^h 广< ^h 广< ^h 广4 h r < h � � h 
vta 0 . , . , , I . . ._ •• , 
5 ' = = ^ ^ E I r B Z 5 v h 
T �  
=:丨 = ^ =  *" I �'" 
1~~； •)'• I r h -)‘“ 
« I ^ •)', 
^ : I I 
/WW • I . I 1 ‘ I 1 j 
/A» • I I \ , ’ r ； ‘ I ~T • 
;:: ！ I X ! i i U d b ^ U r h J 
、.： —— I i ！！ ^ ^r I 
- . . i j ： ~ i I . i 
“ . ^ ^ > ^ ^ ^ ^ ^ ^ ^ ^ ^ �- M ‘ ~ t ；：!^」^H^ > ~ 
Figuxe 2-5 Younis and Knighfs CRL 2-input AND/NAND gate 
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For example, the CRL A N D / N A N D gate as shown in Figure 2-5 required 32 
transistors which is 5 times more devices than a conventional CMOS logic. 
Dickinson and Denker [ 3 ] introduced Adiabatic Dynamic Logic (ADL), that is 
not completely adiabatic. However, it is simple and readily cascadable as shown in 
Figure 2-6. The size of A D L gates is smaU when compared with CRL. 
Vc 
° 
v^  p J _ 一 
0 | | Q , D, : [ ^ C , 
^ ^ • 
Figure 2-6 Adiabatic Dynamic Logic inverter 
A D L requires a pair of complementary adiabatic clocks to further reduce the 
energy consumption with charge recovery technique. AqsCMOS also use similar 
clock signals to recycle the charge for information storage. The complementary 
clock signals are generated by an adiabatic clocks generator which is basicaUy an LC 
osciHator. The details about the adiabatic clocks generator wiU be discussed in 
chapter 5. 
2.3 CompatibiHty to CMOS Logic 
Besides the CRL and A D L proposed, there were also adiabatic devices being developed. 
For example, Wang and Lau's [ 9 ] Adiabatic pseudo-domino logic (APDL), Mateo and 
Rubio's [ 10 ] Quasi-adiabatic temary CMOS logic (QAT), and Moon and Jeong，s [ 1 1 ] 
Efficient charge recovery logic (ECRL). However, most of them are dynamic logic and not 
compatible to the conventional CMOS logic which is the most commonly used in circuit 
design. 
In the foUowing chapters, we wiH show simulation results and actual measurements of 
AqsCMOS to iUustrate the compatibiHty with a conventional CMOS circuit. 
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3. ADLAJBATIC QUASI-STATIC CMOS  
3.1 Swinging between 0 and 1 by Harmonic Motion 
3.1.1 Starting from a simple pendulum 
Let us look at a mass m connected to a long string of length 1 as shown in Figure 3-1. 
The mass and string can be a simple pendulum swing between position a and b in 








a >\ _ b 
\ \ 、 、 一 ^ 
Figure 3-1A simple pendulum 
We can assign logic levels to different position of the swing, for example, 
position a is assigned to be logic 0 (low) and position b is assigned to be logic 1 
^dgh). We can say when the mass move to position a, the system is reveaHng logic 0 
and when the mass move back to position b, the system is reveaHng logic 1. Notice 
that the system switching from 0 to 1 repeatedly without energy loss. 
Keeping the output of the system high or low is easy by holding the mass in our 
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hand at position a or position b respectively. If the mass is stopped at the highest 
position, the velocity of the mass should be zero. Therefore, no energy is needed 
for retardation. As a whole, we can switch the output of the system under control 
without consuming power. 
3.1.2 Inductor-capacitor osciUator 
Similar osciUator can be implemented by inductors and capacitors. To control the 
potential swing in the system, switches can be placed between components. Figure 
3-2 shows a simple LC osciUator switches. When swl and sw2 ^ e closed and sw3 is 
open, the capacitor C1 wiU be fuUy charged up to V“ and the C2 wiU be totaUy 
discharged. Then, by opening aU the swVs and closing sw\ the osciUator start 
osciUation and penodicaUy charge up and discharge the capacitors^ with frequency f 
without consuming any extra energ7. 
w sw1 sw3 
d^-K^O^>^^^^0_rVyV^  
\ sw2 \ sw2 
0 Q \ 
T \ sw1 
0 
C1 ^^J^ C2 , ^ ^ 
^ " " " 
Figure 3-2 A simple LC osciUator 
If C1 二 C2 = C，by conservation of energy in a harmonic motion, the frequency 
of the osciUation wiU be 
1 During the oscillation, the potential across C1 and the potential across C2 will always be the 
complements of each other, i.e., when C1 is fully charged up to Vdd, C2 will in the same time be 
fully discharge and vice versa. 
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^ = w f e c ( 3 - 1 ) 
By switching swTs on and off in the proper time, we can control the status of 
either C1 or C2 simikr to the hand does to the pendulum in chapter 3 . 1 . 1 . 
If C1 and C2 are the node capacitances of logic gates, the conclusion about the 
osciUator means it is possible to switch the logic levels with zero energy 
consumption. 
i 
3.2 Redistribution of Charge 
Using harmonic motions, we can achieve the reversible operation as discussed in chapter 
2.2.1. Consider there are two capacitors (information storage devices) C1 and C2, C1 is 
charged up to V“ and C2 is fUIy discharged. Let a charged capacitor represents logic 1 and 
a discharged capacitor represents logic 0. If we want to change the logic levels being stored 
in the capacitors, by the conventional way the original information stored must be 
destroyed. For example, to change the logic level of C1 to logic 0 we must connect both 
terminals of the capacitor to ground. Also, we must connect the C2 between a power 
supply if we want to store logic 1 to C2. According to chapter 2.2.2.1, each of these two 
operations wastes y CV^ energy. However, we can change the logic levels by redistributing 
the charge stored in the capacitors instead of destroying it. 
In Figure 3-3 a simpUfied LC osciRator with two pairs of capacitor is shown. Similai: to 
the situation described in the pervious paragraph, initiaUy C1 is fuUy charged up to V“ and 
CV is fuUy discharged, C2 is fuUy discharged and C2’ is faUy charged up to V^^. Consider at 
time = 0，siu1 switches to C1 and sw2 switches to C1\ harmonic osciUation starts and the 
charge stored in C1 starts to flow to CV. When aU the charge flows from C1 to CV at t — /,， 
the switches move to the original position. Then the logic level of C1 is changed from logic 
1 to zero. If we switch sw1 to C2 and sw2 to C1 \ the charge originaUy stored in C1 wiU. now 
flow into C2. FinaHy, we can exchange the logic level stored in C1 and C2 without 
consuming extra energy by connecting the capacitors together selectively. By the similar 
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C1 C2 C1' C2. 
^ 
Figure 3-3 LC osciUator of selectable capacitor pairs 
switching operations, we can fuUy control the status of C1 and C2. 
3.3 Adiabatic Quasi-static Logic 
3.3.1 False reversible inverter 
Figure 3-3 shows a selective harmonic charging and discharging by switches. If the 
capacitors are replaced by the gate capacitances of transistors, it is possible to switch 
the logic gates by reversible operations through the harmonic motion between 
inductors and capacitor. As concluded in chapter 2.2.1, we can reduce the power 
consumption significantly. 
In Figure 3-4, a reversible inverter model based on harmonic charging and 
discharging is constructed. By the “Contwi' signal and its complement, we can 
control the input to the inverter IN1^. The capacitor C„,_'jy" stores the charge for 
the gate capacitance to switch the inverter when the gate capacitance is required to 
be discharged for logic low. 
This circmt requires no energy to operate when the output loading is zero while 
the charge is never grounded. However, the output node capacitance is stiU 
connected across the V^ ^ and V^ .^ Energy is dissipated when charge is taken from 
the 1^ 4/ to the nonzero node capacitance (non-floating node) and discharged to V^ ^ 
during switching. 
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Control 
o 
_Y- p t j ^ ~ ™ " ^ ^ 
V<S_^^< ]^ 丁 丁 Cc�mp_ 
INV Control 
去 去 
Figure 3-4 False reversible inverter 
The other problem of the inverter is that the switching is controUed by the 
i 
control signals yet there is no direct logic relationship between the control signals 
and the output, V _ i.e., the circuit is not a inverter. In conclusion, this "inverter" is 
not cascadable. 
3.3.2 Adiabatic inverter 
The inverter in Figure 3-4 is modified to a real reversible inverter shown in Figure 3-
5. Define that V-„ is connected to a paii of current direction control devices QFigure 
3-6). The device is a switch controUed by V；^. When P "^ is logic 0，the switch 
selects the 0 size and aUow current flow upward only. Similarly, the current wiU be 
aUowed to flow downward only when V-^  is logic 1. C— represents the node 
capacitance of the output pin V�,". On the other side of the osciUator, a compensate 
c a p a c i t o r〔辦咖 , , o f size equal to the C— is connected to the inductor for the 
completion of the osciUator in the situation that only one inverter is used. V I and 
V 2 are a pair of complementary signals which charge and discharge the capacitances. 
Fkst of aU, assume C„— is fuUy discharged a n d 〔 ( _ 伐 她 is charged to V^^ . When 
Vin of the inverter is logic low, the charge flows from the 6 " � _ " to C—^ only. C"& 
wiU then be charged by harmonic motion which rises V�"r When the C - : is fuUy 
charged up by the charge originaUy stored in C7_,^,,, the further harmonic motion is 
block by the current direction control devices. Vout wiU therefore be rose to V^ ^ 
and maintained. When the input is logic high, the charge flow back to ^ 7 � � , " � �a n d 
the V� ,“ drops to V^ ^ again. 
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Figure 3-5 Real reversible inverter 
o 
o l ?1 
V,nO^ V 
Y 
Figure 3-6 Current direction control device 
Observing the relationship between V", and V。,"，we can find 厂卯，=V*” . This is 
a direct inverting relation between V“, and P^�,". Besides, we can find that there is no 
path between V^ ^ and V^ .^ AU the charge involved in logic operations are recycled. 
Referring to the logic relation and energy consumption, this real reversible inverter is 
also cascadable. 
According to chapter 2.2.2.2, the power consumption by the on-resistance of the 
real switching devices can be reduced by adiabatic charging. This real reversible 
inverter also utiHses adiabatic charging. However, it is not fuUy adiabatic because 
the charging and discharging processes are done by a sinusoidal signal not a ramp. 
By equation ( 3-1 )，we can increase the period of charging/discharging sinusoidal 
signal by increasing the size of inductor. Therefore, the inverter is also named 
"adiabatic inverter". 
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3.3.3 Effective capacitance 
The adiabatic inverter shown in Figure 3-5 aUows harmonic motion only when the 
inverter switch. After the switching is done, the current direction control devices 
stop the motion. In the inductor's point of view, a switching inverter is a effective 
capacitance equal to the node capacitances. After the switching process is finished, 
there wiU be no charge flow into nor out of the node capacitance, the size of 
effective capacitance is then greatly reduced to negHgible after switching. 
Consider 2n adiabatic inverters of same size are connected symmetxicaUy, in the 
» 
both sides of the inductor, i.e., n inverters are connected in each side of the inductor. 
Assume the inverters are being operated arbitrarily, the probabiHty density function, 
that each of the inverters is found to be switching within a period of time /，is a 
constant p. We can expect that the overaH capacitance of these n inverters wiU ver7 
Hkely be a constant when n is large enough. The effective capacitance as seen by the 
inductor of these n inverter wiU be 
f^C j 'r 
Qffecu.e = ~f^ pdt = npQo& ( 3-2 ) 
0 
where 
e^ffective ~ oveiall cffcctive capacitance of n inverters, and 
C^de 二 node capacitance of each inverter. 
In the equation ( 3-2 )，the probabiHty density function is governed by the 
overaU switching frequency, /彻—/”轻，of the inverters and the time of each switching 
process. The switching time can be calculated by equation ( 3-1 ) and equals 
-^y = 7T^ <i^ ctive . i e probabiHty density function is therefore given by 
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P ~ o f / T 7 二 ^ fswitiching ^ |^^^sffective ( 3-3 ) 
丄】/ ^Jswitching 
Combining the equations ( 3-2 ) and ( 3-3 )，we have 
^effectivi ~ ^ P^node 
~ ^^fswitiching^node ^ J^^^effective 
...^ effectm 二 4« 71 fswitiching^node ^  ( 3_4 ) 
From equation ( 3-4 )，we can model the inverters by simply a pak of capacitors. 
This result reduce our circuit back to the simple LC osciUator as shown in Figure 3-
2 A simple LC osciUator. Thus, when the circuit is operating, an osciUation at a 
frequency equals n^^2LC*“ve wiJI be found in each side of the inductor. The 
operation is different than the single inverter described in chapter 3.2，where the 
osciUation is stopped when the inverter is not switching. The osciUation signals K/ 
and K2 become the clock signals responsible for aU the switching process^. 
3.3.4 Logic aHgnment 
Chapter 3.3.3 shows that the harmonic osciUation wiU go on across the inductor 
with a circuit constructed by the logic described in chapter 3.3.2 is operating. Since 
aU the charging and discharging processes are done by the harmonic osciUation of 
W and K2, the node capacitance cannot be £uUy charged or discharge immediately 
when the input switches the current control devices. In fact, the node capacitance 
wiU be fuUy charged or discharge when the clock signals source or sink the 
capacitance. 
Consider a harmonic motion of frequency / is osciHating across the inductor. 
2 "Vr and "V2" will be named "adiabatic clocks" in the coming chapters and abbreviated as 
"ac//c+" and "aclk-". 
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Figure 3-7 Graph describes logic aUgnment 
When the input of a adiabatic inverter goes to a logic 1，the output should be 0， 
which means discharging the node capacitance. Since the input is not synchronised 
with the osciUation, the current direction control device may be switched when the 
V1 is rising. If V1 is smaUer than V^ the capacitance〔卯汝 wiH be immediately 
discharged to the same potential as K/ by the current direction control device. 
Then, the potential of C„“ wiU be held until VI rise to the maximum point and faU 
to the potential of C - . The current direction control device wiU then aUow further 
discharge of C"“ to V^ ^ as shown in Figure 3-7. 
If the harmonic osciUation is sufficiently faster than the logic, the deky due to 
logic aHgnment is negHgible. However, if the harmonic oscQktion is too fast, 
according to the principle of adiabatic charging described in chapter 2.2.2.2, there 
wiU be a large energy loss to the on-resistance. In general, the author proposes that 
the osciUation should be about ten times faster than the logic. 
We can feed the input signal into the adiabatic logic in anytime without waiting 
for the precharge period of the system clock. Moreover, the output is available 
directly from the output terminal shortly after the input is fed without waiting for 
the evaluation period of the system clock. This property is very simikr to static 
CMOS. Yet, there is stQl a system clock inside the circuit for the charging and 
discharging processes. The logic is therefore caUed “adiabatic quasi-static CMOS 
logic，，. The harmonic osciUation signals K/ and Y2 is caUed "adiabatic clock 
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positive (Abbr. aclk+)" and "adiabatic clock negative (Abbr. aclk-)"^ respectively. 
3.3.5 Cascading the adiabatic inverters 
As claimed in the chapter 3.3.2，we can cascade adiabatic inverters and form an 
inverter chain. The major concem of cascading is the balance of capacitance being 
connected to both sides of the inductor. There are two methods proposed for the 
balance of capacitance. 
f 
3.3.5.1 Compensated cascading 
The first way is using a compensation capacitor 6"碑,融 of size equal to the 
load capacitance C � t o balance the loads as shown in Figure 3-8. 
Connecting in this way guarantees the symmetry of the capacitances. 
However, this method requires extra capacitances which do not involve in 
the actual logic operations. The extra capacitances wiU increase the power 
consumption in real Hfe because of the non-ideal properties of a capacitor, 
such as leakage current，parasitic resistance and so on. Also the si2e of the 
aclk+ /""V"V"V"N aclk-
f ^ ^ ^ ^ ？ ] 
Q Q Q 0 0 0 0 Q 
v,„ 1 A T 0 1 f T 0 0 A T 1 0 羊 丁 1 
" ~ p V p V r y p y 
> 1 n z ^ - 丄 一 一 
n^<*J*1 .••••;""••• n^od*2.-"":'"-. e^ompm*te2(^ ^ c^omp«»«to1/^~~N 
^ ^ ^ ^ 
Figure 3-8 Cascading adiabatic inverters by compensate capacitors 
3 Adiabatic clock positive (aclk+) and adiabatic clock negative (aclk-) do not have any physical 
difference because of the symmetry of the circuit. Circuit designer may arbitrarily choose one of 
the adiabatic clock signal to be aclk+, then the other will be aclk-. 
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ckcuit is increased by the extra capacitors used. 
By using matched compensate capacitors the symmetry of the 
capacitances are guaranteed. However, it is very difficult to make a 
compensate capacitor perfectly match to a node capacitance. The 
mismatching of capacitance can make the harmonic motion asymmetric. 
Since one compensate capacitor wiH be switched to store charge when 
its corresponding node capacitance is switched to discharge and vice versa, 
t 
compensatcd cascading virtuaUy redistributes the charge in the compensate 
capacitor and node capacitances during operations. 
3.3.5.2 Balanced cascading 
We can replace the compensate capacitor by connecting the actual logic 
device to the inductor in a balanced way for capacitance balancing. Figure 
3-9 shows an example of two inverters in balance cascading. 
T / - v - v ^ ac:k-
<p o 
0 9 o p 
Vj, 1 A 丁 0 1 A 丫 0 
0 ~ ^ V r ^ V 
Y Y 
Vou, V^ 
0 • • 0 
^nodmi .-•••.�... n^od^2.-  ';" ' -. 
^ 各 
Figure 3-9 Cascading adiabatic inverters by balanced connection 
UnHke compensated cascading, balanced cascading do not employ 
capacitor matched to the logic device. The circuit designer must be very 
careful about the symmetry of the capacitance connected in the sides of the 
inductor. 
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Balanced cascading eHminates aU the compensate capacitors which do 
not participate in logic operation. NormaUy, compared with compensated 
cascading, balanced cascading reduce the number of capacitor used by 50%. 
Besides the size reduction, eHminatdng the energy storage capacitors also 
reduce the energy dissipates to the on resistance of switching devices as 
discussed in chapter 2.2.2.2. Halving the effective capacitance increase the 
frequency of the harmonic motion by V2 . The energy dissipation wiU 
increase with the shorter charging period (refer to equation ( 2-1 )). The 
penod of the harmonic motion can be lengthen by increasing the size of 
inductor. 
Omitting the compensate capacitance means charge redistdbutes 
amongst the node capacitance during logic operations. Consider the 
probabiHty of each of the switching devices to be switched on is the same. 
When the number of switching devices is large, and the randomness of 
switching is ensured, the charge stored in the whole circuit should be 
constant at anytime. Then we do not need any extra charge storage devices 
to buffer the extra charge. Therefore, balance cascading can be used only 
when the size of ckcuit is large and the logic devices are switched randomly. 
Otherwise, compensated cascading shoidd be used. Partly balanced and 
party compensated cascading is also possible. 
3.4 Frequency Control 
Chapter 3.1.2 discussed the frequency of adiabatic clocks. When we design a circuit 
operating in x Hz, the harmonic motion should be osciHating in 10x Hz. To control the 
harmonic osciUation, it is impossible to control the capacitive part of equation ( 3-1 ) 
because the effective capacitance is controUed by the circuit size and its design. Therefore, 
we should first find the value of effective capacitance, then choose an inductor of proper 
si2e. 
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3.5 CompatibiKty ofAqsCMOS with Static CMOS Logic 
As described in chapter 2.3，most of the adiabatic logics proposed are not compatible to 
static CMOS. Fkst of aU, they cannot handle random logic function because the input wiU 
not be retdeved by the logic device until the evaluation phase. Also, incompatibility can be 
caused by different logic representation. For example, the logic representation of T T L and 
static CMOS are different in terms of the electric potential. 
Referring to chapter 3.3, we have proven that AqsCMOS can handle random function. 
This make a real time information transfer between AqsCMOS logic and conventional static 
CMOS logic possible. If AqsCMOS and conventional static CMOS can share the same 
logic representation. especiaUy electrical potential, AqsCMOS can be used to drive and can 
be ddven by static CMOS. 
In chapter 3.3.2, it is iUustrated that current direction control device wiU fuUy charge the 
load capacitance to V^^  for logic high and fuEy discharge it to ground potential for logic low. 
The output of AqsCMOS is able to dnve conventional CMOS directly. Similarly, the 
current direction control are configured to be controUed by simple electrical potentials. For 
examples, the current direction control device being shown in Figure 3-6 aUows the current 
to flow downward when the control signal is V^^ , and vice versa. The control signal can 
therefore the output of a static CMOS device. 
Therefore, AqsCMOS inverter can be used to ddve a static CMOS device as weU as can 
be driven by a static CMOS device theoreticaUy. 
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4. ADLVBATIC QUASI-STATIC CMOS l N V E R T E R S  
4.1 Design 
I 
4.1.1 Realisation of current direction control device 
Figure 3-6 shows the current direction control device which is a main part of an 
AqsCMOS inverter. In chapter 3, we regard this device as a black box. To reaHse 
AqsCMOS logic, we have to implement the current direction control device by 
semiconductor devices. 
The current direction control device has two functions, controDing the direction 
of current £Iow, and performing logic functions. To control the direction of current 
flow, it is obvious that diode must be used. However, a diode aUows current flow 
through in one direction only. We must use two diodes to make current flow in 
selected direction possible. Selection of current dkection can be done by switching 
？ Input 
V|n 
_^ - ^ A 
" ^ ^ ― � ^ n ^ 0 ~ ^ 丨 < ^ 
MP_i D2 
_ n _ _ ^ 
Figure 4-1 ReaUsation of current direction control device 
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devices such as PMOS and NMOS. 
Therefore, a current direction control device can be constructed as shown in 
Figure 4-1. When input is high, Mn is switched on and Mp is switched off and only 
the diode D1 is conducting. Similarly, when input is low, Mp wiU be tumed on by 
input low, which enables D2 to pass the current flows toward left. 
4.1.2 Implementation of AqsCMOS inverter by current direction control device 
With the current dkection control device realised in chapter 4.1.1 , AqsCMOS 
inverter is implemented in Figure 4-2. The AqsCMOS inverter is powered by an 
adiabatic clock signal (|). An n channel transistor is used to pass logic zero to the 
output node because n channel transistor can pass a true zero. Similarly, an p 
channel transistor is used to pass logic one to the output node. 
<^ 
o 
D1 ; � ” D 2 





Figure 4-2 Schematic view of an AqsCMOS inverter 
When the input is low, the p channel transistor wiU be tumed on during the 
positive cycle of the adiabatic clock. The diode D/ wiU then charge up the output 
node to one diode drop below the peak voltage of the adiabatic clock signal. When 
the adiabatic clock signal reach its negative cycle, both transistor wiU be tumed off. 
Then the potential at the output node wiU be held at a constant. In the contrary, 
when the input is high, the output node wiU be discharged to the diode potential in 
the negative cycle of the adiabatic clock and the potential wiU. be held in the positive 
cycle of the adiabatic clock. As stated in chapter 3.3.4, aU output transition wiH be 
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aHgned to the edge the sinusoidal adiabatic clock. 
4.1.3 Layout 
A layout of 100p,/50^ AqsCMOS inverter based on 1 ^ technology is shown in 
Figure 4-3. This inverter is composed of two diodes, 1 p channel transistor of 
channel width lOOjJ> and 1 n channel transistor of channel width 50p,. 
clk 
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Figure 4-3 Layout view of AqsCMOS inverter 
4.1.3.1 Horizontal Transistor Diode 
In CMOS industry, a diode is usuaUy constructed by connecting the gate and 
drain of a n channel transistor together as shown in Figure 4-4. Provided 
that the V^ is larger than Vg, the transistor wiU always be biased to saturated 
region. The drain current 1^  pass through the drain-source junction wiU be 
governed by equation ( 4-1 ). 
I o s = ^ ^ ^ i V A - V s - V r f (4-1) 
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k F 0 r V ^ > V 3 
Figure 4-4 A horizontal transistor diode 
where 
p<” is the mobiHty of electron 
Cox is the oxide capacitance per unit area 
Wis the channel width of the n- type transistor 
L is the chnnel length of the n- type transistor 
Vj^  is the thershold voltage 
The current of the diode is controUed by the parameters U^ and L . The 
diode current can be increased by increasing the channel width. However, 
increasing the channel width increases the sizes of transistor capacitances, 
which wiU reduced the current flow at high frequency. 
The biasing behaviour of a CMOS diode is investigated by simulations. 
The V^ terminal is first connected to the DC power supply and the V^ 
terminal is connected to a very large load (1 GQ) to ensure the potential drop 
to the forward bias resistance of the diode negligible. A DC analysis about 
the diode voltage V^ in different supply voltage is done by HSpice using ES2 
n channel transistor model. The channel width of the n channel transistor is 
2.5^ and the channel length is lj_L A plot on supply voltage against potential 
at terminal Vg is shown in Figure 4-5a. 
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Figure 4-5 Properties of a horizontal transistor diode 
The figure (a) showed that the diode is switched off when the supply is 
lower than the threshold voltage 0.4V. V^ is risen when the supply voltage 
V^ increase beyond the threshold voltage. The diode voltage drop can be 
calculated by the difference between the V^ and V^. The diode voltage V^ 
increase from 0.4V when the supply voltage is 0.4V to 1.3V when the supply 
voltage reach 5V. Comparing to the diode voltage of a simple p-n junction, 
this relatively high diode voltage results in a large reduction as weU as power 
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consumption. 
After finding diode voltage, the terminal V^ of horizontal diode is then 
connected to a smaU load (lOOQ). With DC power supply of different 
values being' connected to the diode, the properties of forward bias current 
and the reverse breakdown voltage is investigated. 
Figure 4-5b, we can find the forward bias current is smaU. When the 
supply voltage is 5.0V, the forward bias current is only 730pA. This means 
there is a forward bias resistance of about 6.8kQ. If the forward bias current 
is smaU, the time for charging and discharging the succeeding node 
capacitance wiH be long and lengthen the rise time and faU time. As a result, 
the speed of the logic is Hmited. 
The reverse bias breakdown voltage is also iUustrated in Figure 4-5b. 
The breakdown voltage of the diode is very smaU and about 0.7V. This 
value is actuaUy diode voltage of a p-n junction. When the supply is -0.7V， 
the substrate drain junction is forward biased. The reverse bias current then 
become very large and the diode breakdown. If horizontal diode is used in 
AqsCMOS logic design, reverse breakdown can occur when the adiabatic 
clock reach its vaUey which can be lower than zero potential. 
Because of the unsatisfactory properties of a homontal transistor diode, 
a vertical diode based on the current n-weU technology is fabricated. 
The vertical diode, urdike transistors, is a verdcal device. This is 
fabricated by creating a hot n-weU on p-substrate. Then a p+ active area is 
created on the n-weU. The device is actuaUy a p-n junction that aHows 
current flow form p+ active area to n-weU only when V^ is krger than V^. 
A comparison between horizontal transistor diode and vertical diode is 
done. 
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Similar to the simuktions done on horizontal, a vertical diode based on 
ES2 model is simukted using HSpice. The area of p+ active area of the 
simulated diode is 6.25p,m2. The first simulation finds out the forward bias 
diode voltage V^ by connecting the vertical diode to a l G Q and DC power 
supply. Figure 4-7a shows the relation between the supply voltage and 
potential Vg. The diode performs as open circuit when the supply voltage is 
lower than zero. The diode remains off when the supply voltage is larger 
zero. After the supply voltage is larger than about 0.8V which is similar to 
the diode voltage of a p-n junction, the potential of terminal V^ rise with the 
supply voltage in a constant slope. Finding the difference between the 
supply voltage and the potential of Kg, the diode voltage of the vertical 
diode is found to be a constant when the DC supply voltage is from 0.8V to 
5V. Therefore, the maximum electrical potential of V B can be 
5-0 .8 = 4 1 . 
The vertical diode is then connected to a 100Q load for investigation of 
forward bias current. The forward bias current of a vertical diode can be 
95.0mA when the supply voltage is 5.0V as shown in Figure 4-7b. However, 
the maximum forward bias current of a horizontal transistor diode is only 
470pA. As discussed in chapter 4.1.3.1, the smaU forward bias current 
means large forward bias resistance. This results slow logic and power 
VA 0 0 VB 





Figure 4-6 Vertical diode 
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consumption. 
Also, the reverse bias breakdown voltage is large. The channel junction 
is sti]Q. not breakdown when the supply voltage reach -5.0V. Large reverse 
breakdown voltage prevents the creation of short circuit from drawing krge 
current. 
In conclusions, a vertical diode is used in AqsCMOS inverter ensure of 
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Figure 4-7 Figures showing properties of a real diode 
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4.1.3.2 Transistor pak 
Besides the diodes, one n channel transistor and one p channel transistor are 
fabricated in the AqsCMOS inverter shown in Figure 4-3. 
The sizes of the n-type and the p channel transistors control size of the 
node capacitance as weH as the current sink and source the succeeding node 
capacitance. 
There is a mobiHty different between electrons and holes, f[n ES2 
ecpdlO technology, jJ<n in n-type is 500cm(Vs)_i, i^p in p-type is 
175cm(Vs)-i). To keep a symmetric sink and source current to the 
succeeding node capacitance, the size of the n channel transistor should be 
twice as large as the p channel transistor as shown in Figure 4-3. 
4.2 Capacitance Calculation 
Figure 4-8 iHustrates aU the parasitic capacitances of two cascaded AqsCMOS inverters 
when looking from the adiabatic clock input terminal aclk. 
From this model, we can estimate the device capacitance of each AqsCMOS inverter for 
aclk 
o o 
. . . ] [ : C d p .. ；： : : Gjn ：[ “ 
D1 : D2 i D3 0 4 
-••( y • ••…\ . 
• G S p l ^BSp1 ^GSn1 ^BSn1 ^GSp2 ^ G S ^  
lngut : r ^ ^ C _ _ ^ ^ . 〜 门 _ _ c | ^ C 3 3 p , _ _ C j ^ C ^ s ^ 
- . : . : M ^ • , . : : . . :MtiT| ,...::: ..::: M ^ - ‘ M n I ] 
• G D p l ^BDp1 ^GDn1 ^BDn1 ^GDp2 *^GDn2  
Figure 4-8 AU capacitances can be seen by adiabatic clock 
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the calculation of adiabatic clock frequency as discussed in chapter 3.3.3. 
4.2.1 Non-switching device 
The capacitance wiH be very smaU when the device is not switching (refer to chapter 
3.3.3). This can be proven by observing Figure 4-8. When the device is not 
switching. The potentials at the source of both p channel transistor and n channel 
transistor are kept constant. The potential at the p-type source wiU be V^^ - {diode 
voltage, PQ while the n-type source wiU be kept at V^. Then both of the diode D1 
and D2 are not forward biased. What the adiabatic clock see is the diode 
capacitances. In this case, the diode capacitance is dominated by the junction 
capacitance Cj because of the transition region. Since the diode is fabricated in a n-
p+ junction, the capacitance is given by equation (4-2 ). 
J � 1 lV2 
C . = H N d ( 4 - 2 ) 
J 2 V,-V \ 
where 
A is area of the junction contact 
q is charge of an electron 
8 is the permittivity 
Kg is the contact potential of the p - n junction 
Nd is the donor concentration in n - weU 
Fis the appHed voltage 
Since aU the parameters listed in equation is not controUable by designer except 
the junction contact area 八 to keep the diode capacitances smaU, we shouM use a 
diode of area as smaU as possible. 
UsuaUy, the size of the diode capacitance calculated by the equation ( 4-2 ) is 
much smaUer than the gate capacitance to be seen by the adiabatic clock when the 
device is switching. We can regard the diode capacitance as negHgible when the 
device is connected with other AqsCMOS logic devices. 
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4.2.2 Switching device 
Let us look at a switching AqsCMOS inverter as shown in Figure 4-8. First of aU, 
we assume aU the node are initiaUy biased to constant potentials which can aU be 
considered as AC grounds. Consider the input switch from 1 to 0，the p channel 
transistor Mp1 is tumed on and the n channel transistor Mn1 wiU be tumed off. 
Therefore, the Mpl can be repkced by a on-resistance and Mnl is replaced by a 
open ckcuit. Also when the adiabatic clock、aclI^  rise, the diode D1 is forward 
biased and the diode D2 is reverse biased. These are equivalence to closing the 
switch of associated with D1 and opening the switch associated with D2. Then, 
current wiU flow from the terminal adk to the gates of Mp2 and Mn2 through D1 
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Figure 4-9 Capacitances in a switching AqsCMOS inverter 
FoUowing the current path, we can find that CGBp1 and CGBn1 can be omitted 
since they are connect between two grounds. With replacing the semiconductor 
devices such as diodes and transistors by open circuit, short circuit and on-
resistance, we can model the AqsCMOS inverter by a equivalence ckcuit as shown 
in Figure 4-10. 
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Figure 4-10 An model of an AqsCMOS inverter 
We can redraw the model clearly as shown in Figure 4-11 Redrawn model of an 
AqsCMOS inverter. Since the energy loss to the on-resistance RMn1 is smaU, we 
can replace it by a short current. 
II c RMn1 p p p p p 
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Figure 4-11 Redrawn model of an AqsCMOS inverter 
With removing the on-resistance RMn1, the model become a pure capacitive 
network. The capacitance of a switching AqsCMOS inverter as seen by the 
adiabatic clock input should be given by 
Qvw =CcSpl+C^pi+[C^ (^GSnl + ^S5/7l)] + ^ GDpl + ^ BDpl + ^ GDnl ( 4_3 ) 
+ ^BDnl + ^GDp2 + ^GSp2 + ^GBp2 + ^GDn2 + ^GSn2 + ^ CBn2 
Consider the aU the n channel transistors are of the same sizes as weU as aU p 
channel transistors. We can simplify the equation ( 4-3 ) by letting 
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^GSnl 二 Ccsra 二 Qj_^ j ； 
^GDnl 二 CGDn2 二 0 ? 仏 ； 
^GSp{ 二 ^ GSp2 二 Qj^ ； 
^GDpl ~ ^GDp2 ~ CcDp; 
^BSp{ 二 C ^ , 
^BDpl ~ ^ BDp， 
r - r . 
^BSnl — ^ BSn, 
^BDnl ~ ^BDn ‘ 
CcBp2 = CcBp., 
CcBn2 二 CGBn., ‘ 
The simpHfied equation is as shown in equation ( 4-4). 
Qw 二 lCGSp+CBSp+[C^ |(Q5. + ^ BSn)] + ^ <^GDp + ^ BDp + ^ ^GDn ( 4"4 ) 
+ ^BDn + ^GBp + ^GSn + ^ GBn 
4.3 Clocking Scheme 
Being iUustrated in chapter 3.3.4, the logic aHgns to the adiabatic clock edges. If two 
cascading inverters are connected to the same adiabatic clock, delay wiU be introduced to 
the output of the second stage inverter when logic switches. The reason is that the second 
stage inverter has to wait for the rising or faUing edge of the adiabatic clock which is 
opposite to edge that toggles the output of the first stage inverter (the input of the second 
stage inverter). For example, if the input of the fij:st stage changes from 0 to 1，the output 
of the first stage inverter wiH be toggle to 0 by the faUing edge of the adiabatic clock. In the 
same tdme the output of second stage inverter should be switched to 0 immediately. 
However, it is impossible for the second inverter to switch the output logic until the rise 
edge of the adiabatic clock arrived. This delay wiU introduce delay or power consumption 
to the second stage. 
The delay can be avoided by introducing the baknced cascading described in chapter 
3.3.5.2. Consider an inverter chain with aU the odd stages are connected to a positive 
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adiabatic clock output and the even stages are connected to a negative adiabatic clock 
output. The positive and negative adiabatic clock output are 180° out of phase. Thus, the 
outputs of the even stages can be toggled immediately after the odd stages are toggled 
without waiting for the opposite edge. 
This clocking scheme eHminates the raise problem discussed in the pervious section. 
If an AqsCMOS circuit is not merely composed of inverters, the clocking scheme is not 
as simple as we discussed. The circuit designer has to investigate the relations between the 
input and the output. TheoreticaUy, the ckcuit designer should keep aU the related logic 
being switched in the same adiabatic clock cycle if possible for speed optimisation. 
4.4 Energy Loss ofAqsCMOS inverter 
Referring to the AqsCMOS inverter buik in Figure 4-2, since there is no direct path from 
the power source to the ground, the short current dissipation (chapter 1.4.2) during 
switching is zero. This is the same as the original idea of AqsCMOS logic described in 
chapter 3. The power is stiU. dissipated in the adiabatic inverter by leakage dissipation 
(chapter 1.4.1)，on-resistance of the charging and discharging paths, and the standard 
voltage drop of diodes. 
The on-resistance dissipation in adiabatic logic has been discussed in chapter 2.2.2.2. 
On-resistance dissipation is not avoidable in aU semiconductor switches. In an AqsCMOS 
inverter, on-resistance wiH be the on-resistance of the transistors in enabled the charging or 
discharging paths. Employing adiabatic charging reduces the on-resistance dissipation 
greatly when compared with conventional charging by equation ( 2-1 ). The degree of 
reduction is controU_ed by the period of the adiabatic clock signals. NormaUy the time 
constant of the semiconductor devices aie very smaU. The period of the adiabatic clock 
signals wiU be much larger than the time constant of the devices through the clock is 
suggested to be ten times faster than the logic. 
Since diodes are used in AqsCMOS inverter, there must be a constant voltage drop 
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equal to diode voltage, V^，across the diode. If the current pass through the diode is I, the 
power dissipation by the diodes wiU be V^I. Note that the power consumption by the 
diode is not related to the architecture of the diodes but the transistors because the current 
flowing through the diode is much larger than the transistor as shown in Figure 4-7b. Since 
the transistors in AqsCMOS, is assumed to be operating in saturation region when switched 
on. Adjusting the channel widths of the transistors, the charging and discharging currents 
can be controUed by equation ( 4-5 ). 
" r ^ ^ G r r r ] 2 , (4 -5) 
NormaUy, about 90% of power dissipation in CMOS circuits goes to load capacitance 
charging and discharging and direct paths between power supply and ground. AqsCMOS 
eHminates the direct paths and recycles the charge. 
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5. ADIABATIC CLOCKS GENERATOR  
5.1 Introduction 
By the basic principles described in chapter 3，adiabatic quasi-static CMOS logic recover the 
charge by harmonic motion (adiabatic clocks) across an inductor. In the ideal case, we can 
use a simple inductor to generator the adiabatic clocks. However, in reaHty, there is power 
loss in the inductor, which wiU cause the harmonic osciUation to stop. In order to keep the 
osciUation in a stable ampHtude, we have to use an active an adiabatic clocks generator. 
In the project, three adiabatic clocks generator are proposed. 
5.2 FuU Adiabatic Clocks Generator 
FuU adiabatic clock generator or simply adiabatic clock generator^ is originaUy introduced by 
Dickinson and Denker [ 3 ]. It is composed of two inverter and one inductor. The design 
of the generator is shown in Figure 5-1. 
The operating principle of fuU adiabatic clock generator is simple. When the clk- signal 
goes low, inverter composed by Mn1 and Mp1 outputs logic 1 when clk- goes below the 
threshold voltage of the inverter. The output of the inverter is connected directly to the 
clk^ signal output. The logic 1 puU the clk- signal further down to K^. As a continuous 
4 The adiabatic clock generator is called full adiabatic dock generator for distinguishing it from the 
half adiabatic dock generator and the automatic adiabatic clock generator which wni be 
discussed in the following sections. 
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Figure 5-1 FuU adiabatic clock generator 
operation, the osciUation of dk+ and dk- wiU be kept to be 180° out of phase and swing 
between V^ ^ and V^ .^ This design employed symmetric structure which ensures the 
symmetry of the adiabatic clock signals. 
5.2.1 Sizes of the transistors used 
To ensure osciUations between V^ ^ and V^ ^ the clock generator must be able to give 
the LC osciEator sufficient energy to be stored in the inductor and the capacitances. 
The energy supply to the osciUator is controUed by the channel width to length 
ratio of the transistors. When the sizes of p channel transistor is krge, the current 
flow from the power source V “ to the osciUator which charge up the selected 
capacitances is large. Similarly, the n channel transistors are responsible for 
discharging the selected capacitances. Therefore, the energy passable from the 
generator to the osciUator every time the inverters switch should not be smaUer than 
the energy loss in the LC osciUator. 
If the transistors are not large enough, the osciUator cannot be initiaHsed. The 
osciUation wiU then be fail to start. However, if the transistors are too large, the 
capacitance wiU be charged up or discharged immediately after the inverters are 
switched. The fast charging and discharging processes can make the LC osciHation 
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no longer sinusoidal. The sizes of the transistors shoukl therefore kept smaU so that 
the tdme constant of the charging path or the discharging path should be smaUer 
than the period of the natural frequency of the LC osciUator. 
Keeping the sizes of transistors between the first and second criterion is not easy 
because it is very difficult to calculate the actual energy loss in each LC osciUation 
and the time constant of charging and discharging paths. 
5.2.2 Energy consumption of fuU adiabatic clocks generator 
Since the fuJQ. adiabatic clocks generator is designed on the basis of inverters energy-
loss is created when the inverters are switching. 
When each of the inverters switches, there wiU be a direct path created which 
direct the current from the power source V^ to ground V^ ^ by the adiabatic clock 
generator. Since the frequencies of adiabatic clock signals is ten times faster than 
the logic, the diiect paths occurs ten times more than a usual CMOS inverter. 
Besides, the inverter switches after the clocks go beyond the threshold voltage. 
The p channel transistor wiU be kept on when the clock signal is akeady going down 
after pass the maximum point. The extra charge acquired from the source wiU pass 
through the inductor to the capacitance in the other side of generator. Obviously, in 
the same tdme, the n channel transistor in the other side is tumed on when the clock 
signal in the other side is akeady going up after passing the lowest point. Some of 
the extra charge wiU then discharged by the n channel transistor. While the extra 
charge is acquired from the power source and finaUy flow into the ground. A energy 
consumption equal V^ Q is created. 
Energy wiU be poured into the osciUator though the swing ampHtude is large 
enough. The capacitances wiU sometimes be connected to V^ or V^ ^ unnecessarily. 
The extra energy poured wiU virtuaUy lose by heat through getting extra charge form 
]/"^ y^  and discharging them to ground. 
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The energ7 being poured into the osciUatdng system should be the same as the 
energy loss every tdme the inverters switch. As discussed in chapter 3.3.3, the energy 
consumption of each adiabatic clock cycle should be the same if the circuit is large 
and random enough. The energy acquired from the power source by the adiabatic 
clock generator should be controUed by the sizes of transistors used. However, 
from simulations, the energy consumption is found to be varied with the ampHtude 
of the osciUation. In another word, the energy consumption is krger when the 
osciUation is about to be initiaHsed while it is smaUer when the osciUation become 
steady. The circuit designer simply cannot find the suitable sizes for the transistor 
used in the clock generator. What the designer can do is finding optimal sizes for 
the transistor by simulation. 
5.3 HalbfAdiabatic Clocks Generator 
Half adiabatic clock generator is shown in Figure 5-2. This circuit compared of one n 
channel transistor and one p channel transistor and one inductor. 
Vdd 
Mp D  
^ ^ _ , . - / - ^ 7 ^ , _ _ S " 
Mn 
l _ _ 
去 
Figure 5-2 HaLf adiabatic clock generator 
Half adiabatic clock generator is an asymmetric circuit. Because of the asymmetric 
design, the symmetry of the clock signals generated cannot not be guaranteed. Energy wiU 
enter the osciUator only when clk- goes low and clk^ goes high. Compared to £uU adiabatic 
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clock generator, frequency of pouring energy into the osciUator is halved. 
5.3.1 Transistor sizing 
Since the frequency of pouring energy into the system is halved, transistors of larger 
size must be utiHsed to give sufficient energy to initiaHse the osciUation. Simikr to 
the fuU adiabatic clock generator, the transistor should be krge enough to pour an 
amount of energy into the LC osciHator which is not less than the energy loss 
between two successive switches. Half adiabatic clock generator also suffers from 
？ 
the same problem as faU adiabatic clock generator. It is very difficult to find out the 
right sizes for the transistors. The easiest way to design is making use of a ckcuit 
simulator. 
The undesirable high frequency is fifty per cent solved. The high firequency is 
stopped by the osciUation half cycle that both of the transistors are tumed off. 
5.3.2 Energy consumption of the hatf adiabatic clock generator 
The main difference between fuU adiabatic clock generator and half adiabatic clock 
generator is the eHmination of direct path from the power source to the ground. ALL 
the energy drawn from the source when the p channel transistor is switched on wiU 
be pour into the LC osciUator since there is only one path for the current to flow 
when the p channel is tumed on. Also, half adiabatic clock generator ensures aU the 
charge charged by the n channel transistor comes from the osciUator. Combining 
the AqsCMOS inverter introduced in chapter 4，aU direct paths are eHminated from 
the logic system. 
The energy loss due to turning on the transistors in improper time is not 
eHminated but reduced. Since the frequency of switching is halved, the frequency of 
creating energy loss by the improperly tumed on transistor is halved. 
Simulation results indicate there can be up to 30% of energy save by replacing a 
fuU adiabatic clocks generator with a half adiabatic clocks generator. 
Page 5-5 
Adiabatic Clocks Generator 
clock generator, frequency of pouring energy into the osciUator is halved. 
5.3.1 Transistor sizing 
Since the frequency of pouring energy into the system is halved, transistors of larger 
size must be utiHsed to give sufficient energy to initiaHse the osciUation. Similar to 
the fuU adiabatic clock generator, the transistor should be large enough to pour an 
amount of energy into the LC osciUator which is not less than the energy loss 
between two successive switches. Half adiabatic clock generator also suffers fcom 
» 
the same problem as fiaU adiabatic clock generator. It is very difficult to find out the 
right sizes for the transistors. The easiest way to design is making use of a circuit 
simulator. 
The undesirable high frequency is fifty per cent solved. The high frequency is 
stopped by the osciUation half cycle that both of the transistors are turned off. 
5.3.2 Energy consumption of the hatf adiabatic clock generator 
The main difference between faU adiabatic clock generator and half adiabatic clock 
generator is the eHmination of direct path from the power source to the ground. AU 
the energy drawn from the source when the p channel transistor is switched on wiU 
be pour into the LC osciUator since there is only one path for the current to flow 
when the p channel is turned on. Also, half adiabatic clock generator ensures aU the 
charge charged by the n channel transistor comes from the osciUator. Combining 
the AqsCMOS inverter introduced in chapter 4，aU direct paths aie eHminated from 
the logic system. 
The energy loss due to tuming on the transistors in improper time is not 
eHminated but reduced. Since the frequency of switching is halved, the frequency of 
creating energy loss by the improperly turned on transistor is halved. 
Simulation results indicate there can be up to 30% of energy save by replacing a 
fuU adiabatic clocks generator with a half adiabatic clocks generator. 
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5.3.3 Weakness of the hatf adiabatic clocks generator 
The half adiabatic clocks generator eHminates direct path by removing two 
transistors. But removing these transistor make the design of the generator 
asymmetdc. For example, there is only a p channel transistor connects the clk^ pin 
to V^ and a n channel transistor connects the clk- pin to the ground in Figure 5-2. 
The maximum swing of the clk^ is maintained at V^ by the p channel transistor but 
the minimum swing is not ensured by the switching devices. On the contrary, the 
clk- signal is kept to swing down to the V^^ but the maximum swing is unknown. 
The only way to keep the symmetry is the inductor present between the adiabatic 
clock output. 
The other weakness of the half adiabatic clocks generator is the slow swing 
recovery when there are some unbaknced switchings occur in two sides of the 
generator. Since there is only one transistor in each side of the generator, the 
recovery speed wiU be slow if the unbaknce switchings cause a reduction of clock 
swing cannot be recovered by the transistor immediately. For example, rec0ver7 
from the unbalanced switchings which make the adiabatic clock minima rise from 
V^ is slow because it is done by the n channel transistor in the clk- side. 
5.4 Automatic Adiabatic Clocks Generator 
The direct path problem in a fuU adiabatic clocks generator is solved by a half adiabatic 
clocks generator. Yet the asymmetric structure of a half adiabatic clocks generator cannot 
ensure the generation of symmetric adiabatic clock signals. Reviewing the a fuU adiabatic 
clocks generator, the main problems of foU adiabatic clocks generator are direct path and 
energy loss due to oversize transistors. As claimed in chapter 5.2.1, it is possible to find the 
suitable sizes for the transistors used in aU time of operation. One of the cures is 
introducing feed back system which control the sizes (or effective size) of transistors used 
based on the status of operation. This is similar to the automobile which adjust the gear 
ratios in different situations automaticaUy. The generator designed is therefore caUed 
automatic adiabatic clocks generator. 
Page 5-6 
Adiabatic Clocks Generator 
5.4.1 Operation of automatic adiabatic clocks generator 
The automatic adiabatic clocks generator shown in Figure 5-3 is basicaUy an 
enhanced fuU adiabatic clocks generator. Mpl, Mp2, Mn\ and Mn2 are transistors of 
smaU sizes which form a weak fuU adiabatic clock generator. Since the sizes of these 
four transistors are smaU, the ddving abiHty is Hmited. Another swing controUing 
circuit is formed by Mph, MpA, MpS, Mp6, Mn\ M"4，Mn5, and Mn6 which are 
comparatively large in sizes. The p channel transistors Mp4 and MnS and the n 
channel transistors Mn4 and Mn5 are switched by the adiabatic clocks as foU 
adiabatic clock generator. The p channel transistor Mp3 and Mp5 and the n channel 
transistor Mn3 and Mn5 are the feed back transistors that control the current flow 
into the osciUator. 
The idea feedback system is simple, consider the peaks and vaUeys of the 
adiabatic clock signals can be monitored by four AqsCMOS inverters. For example, 
the maximum swing of cIk+ can be monitored by an AqsCMOS inverter of constant 
Vdd 
D1 D2 pJ L-n D5 D6 
"*~~^~~q|Mp3 Mps l p~^~~ »-
Mp4|b T 4^Mp^ Mp^b cj|Mp6 
1' l.l_J 1 — n J I 「 .• � I n I ^ + 
cik- ” ;z3=^Y^=ez:: ” � 
0 «> ” ^ o 
Mn4〕| * |^Mn1 Mn^| |〔Mn6 
^ ~ " « |〔Mn3 Mn5〕| ^~w~ 
D3 D4 I I D7 D8 
去 
Figure 5-3 Automatic adiabatic clocks generator 
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input low and powered by clk+. The output of the inverter wiU then be the 
maximum adiabatic clock peak voltage minus the diode voltage. By feeding the 
output of the inverter to Mp\ Mph wiU be turned on if the peak of oscillation is 
lower than V^j 一 F^. The drain-source current is inversely related to the output of 
p 
the inverter since / 沉 = ^ ( 厂 。 > ^ - ^r) . ControUing the current aUowance by using 
different bias current is very similar to adjusting the size of transistor. Similar 
dynamic effective size adjustment can be done to the rest of three monitors. 
f 
Consider the AqsCMOS inverter of constant input acting as monitor. From 
Figure 4-2，we can simpHfy the inverter by eHminating the path of the transistor that 
wiU not turned on by the constant input. Then we can also replace the transistor 
that wiU always be tumed on by the input with short ckcuit. Then we can see the 
constantly biased inverter can be fuUy replaced by a diode. Therefore, the diodes 
D1 , D3, D6 and D8 are used in Figure 5-3 instead of AqsCMOS inverter for 
monitoring the osciUation. 
a 
If the maximum voltage of the adiabatic clock signal reach V^ ^ — Vj + V^，the p 
channel transistor contxoUing P2 or P3 wiU be fiJIy tumed off. Then the peak of 
selected adiabatic clock wiU be controUed by the smaU transistors. The value 
Vjd — Fy. + Vj is caUed threshold peak voltage. 
The threshold peak voltage can be adjusted by inserting additional devices into 
the automatic adiabatic clocks generator. For example, by introducing extra diodes 
D2, D4, D5 and D7 the threshold peak voltage is adjusted to be V^^ 一 V? + 2V^. 
Similarly, threshold vaUey voltage is the minimum adiabatic clock voltage that 
turns off MrA and Mn6. When the selected n channel transistor is tumed off, the 
minimum point of adiabatic clock signal wiU be faUy controUed by the smaU 
transistors. 
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By adjusting the tkreshold peak and trough voltage and the si2es of transistors, 
we can achieve an automatic adiabatic clock generator of different maximum and 
minimum energy consumption and symmetric adiabatic clocks swing. 
5.4.2 Energy consumption of automatic adiabatic clocks generator 
As automatic adiabatic clocks generator is a symmetric design, the problem of direct 
path iLLustrated in chapter 5.2.2 is stiU a problem. This problem is not solved in the 
design of automatic adiabatic clock generator but suppressed. Since the effective 
transistor sizes of the current paths are not constants but change as the circuit 
operate dynamicaUy. When the circuit is operating steadily, the energy required is 
smaU and the adiabatic clock swing is large and stable. The effective transistor sizes 
wiU be reduced so that the current acquired form the source wiU therefore reduced 
also. When the transistors switch, the direct path current wiU be kept low with the 
reduced effective transistor si2es. 
Reducing the effective transistor sizes also reduce the energy loss due to 
improperly tumed on transistors. 
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6. EVALUATION  
6.1 Introduction 
In order to evaluate the functions as weU as the performances of the Adiabatic CMOS logic, 
a lot of simulation are done. Furthermore, two test circuits named 'Tendulum" and "Auto-
pendulum" were fabricated. 
6.2 Simulation Results 
6.2.1 Adiabatic clocks generators 
In chapter 5，fuU, half and automatic adiabatic clocks generators are introduced and 
compared on a theoretical point of view. To obtain more engineering data, such as 
the strength of the osciUators and the power consumption, they are also simukted. 
The three adiabatic clocks generators simukted are similarly configured. The 
channel width of the p type transistors used in fuU and half adiabatic clocks 
generators are both 70^ and that of the n type transistors used are 35j_L Since 
automatic adiabatic clocks generator connects two transistors in series to perform as 
a transistor of controUable channel width, the main p type and n type transistors 
used are 140p, and 70p, respectively. The smaU transistors used are lO i^ (p type) and 
5p, (n type). AU the generator aie used to power a pair of 50pF baknced load and 
the inductor connected between the load is of inductance lOOnH. 
By observing Figure 6-1, we can notice that a half adiabatic clock generator need 
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Figure 6-1 Adiabatic clock signals generated by different clocks generators 
the longest time to bring the osciUation from its starting state to steady state. The 
fuU adiabatic clocks generator reach a steady state significantly faster while the 
automatic adiabatic clocks generator is the fastest. 
This comparison shows that the abiHty to start an osciUation of different clocks 
generators. The half adiabatic clocks generator is weakest because it has only one 
charging and discharging path for the LC osciHator which enhance the osciUation 
once a period. The fidl adiabatic clocks and automatic clocks generators both 
employ two charging and discharging paths in the both sides of the inductor. Also, 
the ampHtude of the sinusoidal waves generated by different clocks generators are 
different. The weakest half adiabatic clocks generator produce the smaUest swing. 
The peak to peak swing is about 4.5V. The fuU adiabatic clocks generator produces 
the largest swing which is higher than J/^相 and lower than ground. The automatic 
adiabatic clocks generator keep the swing between V^ and ground of about 4.8V 
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Figure 6-2 Power consumption of different adiabatic clocks generators 
peak to peak. 
A strong adiabatic clocks generator usuaUy means a large energy loss. When the 
swing can be started or recovered in a very short time, the adiabatic clocks generator 
must be able to introduce a lot of extra charge into the osciUation. However, when 
the osciUation is started in a steady state, the extra charge needed is not as much as a 
stardng or a recovering osciUation. The large amount of extra charge introduced by 
a strong adiabatic clocks generator become energy loss. Comparing the power 
consumption of different adiabatic clocks generators, the strongest fuU adiabatic 
clocks generator consume the largest amount of power while the weakest half 
adiabatic clocks generator consume the smaUest. The automatic clock generator can 
significantly reduce the power consumption after the osciEation is started. This is 
because a feedback system is introduced which reduce the power consumption 
when the osciUation become steady, 
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6.2.2 Adiabatic quasi-static CMOS inverters 
A 18 stages AqsCMOS inverter chain are simulated in order to evaluated the 
function and performance of an AqsCMOS logic. The inverter chain is powered by 
a fuU adiabatic clocks generator and baknced cascading with the clocking scheme 
descnbed in chapter 4.3. The size of inductor used is lOOnH. The frequency of 
adiabatic clock is lOOMH2. The simulations are done based on the assumption 
listed below. 
1. Assuming that the probabiHties of an inverter being tumed ,on and off are equal 
and equals 0.5. The charges store by the transistors in an inverter chain consists 
of inverters of equal size shouM be a constant in the static state. 
2. If the number of inverters in the chains are large, the transistors wiU be in 
different status at every moment. If a large logic function block is built instead 
of a inverter chain, the occurrence of switching inside the block can be 
considered as a random function. In these cases，we can assume the effective 
load capacitance of the inverter or function block as a constant. 
6.2.2.1 Functional evaluation 
The input to the AqsCMOS inverter chain is a 1 MHz IV to 4V square 
waveform. 
From the simulated results, we can see the adiabatic clock output 
become stable at about 2.0 ^s. 
The AqsCMOS inverter perform inverting operations properly with logic 
swing up to 5V. The reason for the logic level beyond V^ and V ^ - V^ is 
that in the reaHty, the adiabatic clock swing wiU go beyond K^ ^ and V^ ^ with 
the switching energy storage devices such as inductors and capacitors. The 
output maximum voltage wiU then becomes ^ 7 ^ _ 狐 - K / and the minimum 
voltage is K^ _^,^ ^ - V^ The maximum swing of the logic devices can be 0 to 
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Figiu:e 6-3 Simulation results ofAqsCMOS inverter chain operating under 
lMH2 for functional evaluation 
5V. 
By using an input waveform swing from IV to 4V, we can see the 
AqsCMOS can restore the logic level to 0 to 5V. This shows that the logic 
levels can be maintained throughout the inverter chain. However, when the 
logic levels of the input of an AqsCMOS inverter is smaU, the high 
frequency noise at the peak and vaHey of the inverter output will be 
significant. 
When the input frequency in increase to lOMHz, the output waveform is 
again plotted in Figure 6-4. 
When the logic frequency is increased to lOMHz which is about tenth of 
the frequency of the adiabatic clocks, the logic function is stiU working 
properly. Also, the high frequency located in the peak and vaUey aie 
“ Page 6-5 
.�- Evaluation 
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Figure 6-4 Simulation results of AqsCMOS inverter chain operating under 
lOMHz for functional evaluation 
suppressed. Since the logic period decreases, the time for charging and 
discharging the node is also decreased. The peak and the vaUey of the 
output is therefore reduced. 
6.2.2.2 Performance evaluation 
The power consumption of the AqsCMOS logic devices are measured by 
plotting the energy consumption as a function of time with the calculation 
listed below. 
The power consumption of the inverter chain simulation by taking the 
power difference of an adiabatic clocks generator with a fixed capacitive load 
and the same adiabatic clocks generator with a fixed capacitive load plus a 
18-stage AqsCMOS inverter chain. 
Energy consumption is plotted by integrating the product of the current 
flow from the only power supply V “ and the V ^ 
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Figure 6-5 Comparison between the power dissipation ofAqsCMOS and 
conventional CMOS inverter chain operating under lOMHz 
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Figure 6-6 Comparison between the power dissipation ofAqsCMOS and 
conventional CMOS inverter chain operating under lMHz 
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The comparison between the energy dissipation of an AqsCMOS and a 
conventional CMOS inverter chains of the same length and same size is 
shown in Figure 6-6 and Figure 6-5. 
By the simuktion results, the AqsCMOS can save up to 80% of power 
when compared with the conventional CMOS. 
6.3 Test Circuit - Pendulum 
6.3.1 Layout 
Pendukun is a 40-pin DIP integrated circuit based on dual layer metal, 1.0 micron, 
N-weU CMOS technology^. 
The test ckcuit consists of five independent moduks sharing the same ground 
pin {gnd). 
y i p e n d u l u m  
4 ^ ^ vdd34to 
4 clk[n5- clkin34+ 4^ 
4 clk[n5+ clkinM_4^ 
4 a o u t 5 - l v d d i 2 4 ^ 
^ aout5-2 clkin12+4t 
4 aout5-7 dk in l 2 -45 
^aou t5 -10 vddhclk4^ 
^ aout5-10' hclkout+4^ 
.^ void 1 hclkout- 4f 
^ void2 vddfclk4J 
4 void3 fclkout+ 4y 
4vold4 fclkout- 41 
[4 padvdd aoutl 4? 
4 in1 aout2 4 i 
"gin2 aout34g 
•|in3 � � u t 4 ^ 
4 i n 4 vo id5^ 
^ i n 5 vo id6^ 
l^dout5- l void74f 
^^ dout5-7 g n d ^ 
Figure 6-7 Pendulvun 
5 The table of pin layout of pendulum can be found in Appendix I. 
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Pin # Name Description  
J y ^ The power input for the fifth inverter chain (module 5) 
__2 dkin5- Negative adiabatic clock input for the fifth inverter chain (module 5) 
_3 clkin5+ Positive adiabatic dock input for the fifth inverter chain (module 5) 
4 aout5-1 Analogue output of the first inverter in the fifth inverter chain (module 5) 
_5 aout5-2 Analogue output of the second inverter in the fifth inverter chain (module 5j  
6 aout5-7 Analogue output of the seventh inverter in the fifth inverter chain (module 5) 
7 aout5-10 Analogue output of the tenth inverter in the fifth inverter chain (module 5) 
8 lout5-10' Analogue output of the first repeater in the fifth inverter chain (module 5) 
_9 void1 Void  
l 0 void2 l ^ i d — 
T i void3 "^ i d — 
T 2 void4 "Void 
1 3 padvdd The power input for all pads  
14 in1 Input of the first inverter chain (module 3) 
1 5 rn2 Input of the second inverter chain (module 3) 
1 6 |n3 Input of the third inverter chain (module 4) 
1 7 |n4 Input of the fourth inverter chain (module 4) 
1 8 |n5 Input of the fifth inverter chain (module 5) 
19 dout5-1 Digital output of the first inverter in the fifth inverter chain (module 5) 
2 0 dout5-7 Digital o _ t ofthe seventh inverter in the fifth inverter chain (module 5) 
2 1 gnd Ground  
22 void7 ~oid — 
23 " ^ 6 “ Void 
~24 void5 Void 
2 5 aout1 Analogue output of the first inverter chain (module 3) 
2 6 aout2 Analogue output of the second inverter chain (module 3) 
2 7 aout3 Analogue output of the third inverter chain (module 4) 
2 8 aout4 Analogue output of the fourth inverter chain (module 4) 
2 9 fclkout- Negative adiabatic clock output offuH adiabatic clock generator (module 1) 
3 0 fclkout+ Positive adiabatic dock output of full adiabatic clock generator (module 1) 
3 1 vddfclk Power input for full adiabatic dock generator  
3 2 hclkout- Negative adiabatic clock output of half adiabatic clock generator (module 2) 
3 3 hclkout+ Positive adiabatic clock output of half adiabatic clock generator (module 2) 
3 4 vddhdk Power input for half adiabatic clock generator (module 2) 
3 5 clkin12- Negative adiabatic clock input for the first and second inverter chain (module 1) 
3 6 dkin12+ Positive adiabatic clock input for the first and second inverter chain (module 1) 
3 7 vdd12 The power input for the first and second inverter chain (module 1) 
3 8 dkin34- Negative adiabatic clock input for the third and fourth inverter chain (module 2) 
39 clkin34+ Positive adiabatic clock input for the third and fourth inverter chain (module 2) 
4 0 vdd34 The power input for the third and fourth inverter chain (module 2) 
Table 1 Table ofPin Layout Pendulum 
The module 1 is a fuU adiabatic clocks generator (fdk) of size 1000/500. 
The module 2 is a half adiabatic clocks generator i^cUc) of size 1000/500. 
The module 3 consists of two inverter chains of size 100/50 (inverter chain 1 
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and inverter 2) sharing the Vdd {vdd12), adk+ {clkin12+) and adk- {clkin12-). 
The module 4 consists of two inverter chains of size 100/50 (inverter chain 3 
and inverter 4) sharing the Vdd {vdd34), acBt+ {clkin34+) and acUc- {clkin34^. 
The moduk 5 is one inverter chain of independent Vdd {vddS), adk+ {clkin5+) 
and adk- {clkin5^. Some analogue output pins are pkced to examine the analogue 
output signals of the intermediate adiabatic inverters {aout5-1, aout5-2, aout5-7, aout5-
10andaout5-10). 
', 
A pair of conventional inverter of size 10/5 are pkced between the 10^ and 
11气 20th and 21^^ 30»^  and 3 1 ^ 40^ and 41^ ^ adiabatic inverters in aU adiabatic 
CMOS inverter chains for logic levels enhancement. 
6.3.2 Test circuit of pendulum 
swA1 "1 pendulum sw81 . 
1 _ Z 1 vdd5 vddJ4 ^  Z _ l swA2^  aciWin5- clkinM+4| |S*B2^  I - ' �I 4clkin5+ clVin3i- 42 , L^' 一 ^ S»A3, I iooul5-l vdd12 U 1 '*0'^ . I _ I , |oout5-2 clkif>i2+ 4? 1 I U oout5-l 0 I I |aout5-7 ctkinl2- ^ 1 5*B^ ooul5-2 0 1 I 1 oout5-10 vddttcik ^  1 I '^ ~ t i - • y • y » 0 *^^ ^ oout5-7 0 1 ^oout5-lO' hclkou(^  ^ 1 s*85. I I f . I 'iout5-lO 0 1 Jvoidl hclkoul- ^ 1 I ^' ~ | ~ , \ \ \ \ oou(5-lO'� I ^void2 vOdfclk U 1 5wB6, �\ 鬥 \ „ \ „ \ ^ void3 fcikouli- 0^ n I ——� s*ei swGJ swE5 swE7 U void4 fclVout- 15 1 swCi. >ELLOW [4 podvdd aou(1 4^  1 I , ~ t J J J J INI o Uin! 00ut2 U 1 swC:. 卜 卜 ^ 卜 
\^\ 0 fgi"^  o^^l^  h 1 • :rT-� IOOnH j!20nH SlOuH f44uH > 
\^l 0 r7!"^  _:j!^ ~I '"^ > LI ？ L2 f L3 > L4 > 
if"H 0 j .n4 void5 ^  • 一 S S S S 1N5 o \ i in5 void6 U swC4,. -:Joul5-l ^ ^ doul5-l voi^ 7 ^  I " Z _ _ j cJout5-^  O— «2 <jout5-7 oodon<l » ^ swC5 
^ n r.c. “ ^ \ \ \ \ 
I , ' — _ ! swE2 1 5wC4-丨 s*E6 I swE3 丨 �c l k -
I I «__»_•»_ Q aout I .. ,_ . , Q aoul2 1 _ _ » . . . . . - _ _ _ _ _ _ - ^ _ _ 一 _ . _ 0 ooulJ , , o uoul4 swOJL , ^ , ' 0 RED \ \ �丄 5wOI 5w0: 16v/2200u 丁 
C： 1 C_5 1 
1 0 0 �T iooo I 
1 i o BLACK 
Figure 6-8 The test circuit of pendulum 
A test circuit is designed for connection between modules and extemal capacitors 
and inductors as shown in Figure 6-8. By opening and closing the different 
switches, modules and extemal loads can be enabled or disabled independently. 
Also the switches aUow a variety of inductor to be used. 
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SwD1 is the ON/OFF switch of the whole circuit. When swD1 is open, the 
whole circuit wiU be separated from the power source. SwD2 and swD3 are used to 
enable and disable the external capacitive loads which simulate the load capacitances 
of large circuits. The switches su>C1 to swC6 are responsible to the selection of 
adiabatic clocks generator. When swC1 to swC3 aie switched on, the fdk wiU be 
connected to the inductor which aHows the further connection to the AqsCMOS 
inverters chains (module 3 to 5). SwA1 to swA3, swBl to swB3, and swB4 to swB6 
control the connections to the AqsCMOS Inverter chains, the module 5，module 3 
and module 4 to the inductor respectively. When either the fdk or the hdk are 
selected by the switches swC1 to swC6, connecting the enabled Inverter chain to the 
inductor wiH also connect the selected clocks generator to those inverter chains. 
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Figure 6-9 Test circuit for fuU adiabatic clocks generator 
By closing the switches su^C4, swC5, swC6, swD1 and swD2, a test circuit is setup as 
shown in Figure 6-9. The output wave from is shown in Figure 6-10. 
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Figure 6-10 FuU adiabatic clocks output 
As Figure 6-11 shown, there are undesirable high frequencies found whenever 
the clock signal pass through 2.5V. The reason is when the time constant of the 
time constant of the charging and discharging paths of the capacitor through the 
transistors is comparatively smaUer than the period of the natural frequency of the 
LC osciHator. As a result, the charging and discharging processes are not govemed 
by the natural frequency but the time constant. 
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Figure 6-11 Undesirable high frequency 
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Figure 6-12 Test circuit for haE adiabatic clocks generator 
The external connection of the test circuit of half adiabatic clocks generator is the 
same as that of fuU adiabatic clocks generator as shown in Figure 6-12. The output 
waveform is shown in Figure 6-13. 
Since there are no direct current path between the Vddhclk and gnd, no 
undesirable high frequencies are found in the clock outputs. However, the 
osciUation wiU not start in hdk without a sufficiently large inductor. 
T e k Run : lOOMS/s Sample 
» 
• • 卞 . 丄 
W r ' l 6 6 m V ‘ • ‘ ‘ ‘ ‘ M S00ns ‘ C h i ‘ / j j 2 m V 
Figure 6-13 Half adiabatic clock output 
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6.3.5 Module 3 to 5 - Adiabatic inverter chains 
6.3.5.1 DC characteristics 
The evaluation is divided into four parts. 
a. Feeding 0 to in5, 5V to dkin5+, 0 to clkin5- (Table 2) 
b. Feeding 5V to in5, 0 to clkin5+, 5V to clkin5- (Table 3) 
In aU the evaluation Hsted above, signals from aout5-1, aout5-2, aout5-7, 
aout5-10, aout5-10，，dout5-1 and dout5-7 are recorded. 
I 
AoutS-1 aoutS-2 aout5-7 aout5-10 aout^10' dout5-1 dout5-7 
CHp# max. min. max. min. Max. min. max. min. max. min. max. min. max. min. 
1 4.27V T i g 7 " 65mV "^^95fnv" 4.19V " T i o ^ 65mV "^95mv" 1QSmV " I s m v " 65mV " l s m v " 6SmV ‘ -55mV 
2 4.27 ~4.15 65m~ -5Sm 4.15 4.03 65m -55m 65m ~ 5 5 m 65m -55m 65m -55m 
3 4.31 ~ . 1 9 65m ~55m 4.19 4.07 65m ~5Sm 105m ~ 5 5 m 65m ~ 5 m 65m ~55m 
4 4.31 ~4.15 65m ~9Sn i 4.19 ~4.03 65m -95m 65m ~ 5 5 m 65m ~ 5 5 m 65m ~95m 
5 4.27 4.15 65m ~^5m 4.19 ~4.Q3 65m ~95n i 65m ~ 5 5 m 65m ~ 9 5 m 65m -95m 
6 ~ O f ~ 4.11 65m ~9Sm 4.19 ~ 4.03 ~ 65m -95m 6Sm -55m 65m ~^95m~ 65m “ -95m 
7 4.27 _4.1S 65m"" -9Sm 4.19 ~4.Q3 65m ~9Sm 65m ~ 5 5 m 65m ~ 5 m 65m ~9Sm 
8 ~~4.27 4.11 ~ 65m ‘ -95m 4.15 ~ . 0 3 65m ~95n i 65m ~ 5 5 m 65m ~ 5 m 65m -95m 
9 4.27 4.11 65m ~ 9 5 m 4.19 “ 4.03 ~ 65m -95ti^" 65m -55m 65m -95m 65m “ -95m 
10 4.27 4.15 65m -95m 4.19 4.03 65m -95m 65m -55m 65m -95m 65m -95m 
Table 2 Test on passing 0 to an adiabatic 
inverter chain with DC acUc 
~ ~ ~ " aoutS-1 aout5-2 aout5-7 aoutf-10 aout^10' dout5-1 doutS-7 
Cnp# max. min. max. min. Max. min. max. min. max min. max. min. max. min. 
1 ""65niv" -95mV 4.31V " 7 l 5 V 65mV_ -95mV _4.15V 4 .03~ 5.Q7V 4.95V T o 7 7 " 4.95V ‘ 5.Q7V _4.95V 
2 65m -95m “ 4.31 4.15 65m -9Sm 4.15~ 4.03 ~5.07 4.95 “ 5.07 ~ ~ A W 5.07 ‘ 4.95 
3 " l 5 ? n ~ -95m “ 4.31 4.15~ 65m -95m 4.15~ 4.03 ~5.07 4.95 “ 5.07 4.95 5.07 ‘ 4.95 
4 " e s i T " -55m “ 4.31 " T T T " 65m ~^55m~ 4.15 4.03 ~5.07 4.95 ~ 5.07 ~ T 9 5 ~ 5.07 4.95 
5 " 6 5 n T " -9Sm “ 4.31 4.15一 65m "-9Sm 4.15~ 4.03 一 5 . 0 7 4.95 ~ 5.07 ~ T % ~ 5.07 ‘ 4.95 
6 " e S n T " -95m “ 4.31 ~ T i ? ~ 65m " ^ j s i t T 4.15~ 4.03 5.07 4.95 “ 5.07 4.95 5.07 4.95 
7 " l S n T " -95m “ 4.31 4.11~ 65m ~-55m 4.1S_ 4.03 _5.07 4.95 “ 5.07 4.95 5.07 ‘ 4.95 
8 ~6501~ -55m 4.31 4.15 65m ~ -55m ~4.15 4.03_ 5.07 “ 4.95 5.07 4.95 5.07 4.95 
9 " 6 5 n T " -95m “ 4.31 4.15~ 65m -95m 4.15 ~ 4.03 —5.07 4.95 “ 5.07 " T i T " 5.07 ‘ 4.95 
~ i b 65m -9Sm 4.31 4.15 65m -95m 4.15 4.03 5.07 4.91 5.07 4.91 5.07 4.95 ~ 
Table 3 Test on passing 5V to an adiabatic 
inverter chain with DC acUc 
6.3.5.2 AC characteristics 
By the assumption stated in Chapter 3.3.3, we can simulate a very large logic 
circuit by using simply a pair of capacitor connected to adk+ and acBi- of 
the adiabatic clocks generator. Therefore, in order to evaluate the operation 
of adiabatic inverters inside a large circuit system, the module 2 i^cUc), 
module 5 (inverter chain 5) and the extemal loads (2 lOnF capacitors) are 
enabled by swA1, swA2, swA3, swC1, swC2, swC3, swD1, swD2. 
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By selecting L = 5.6p,H, the output frequency of the adiabatic clocks 
generator is about 900kHz. 
As proposed in Chapter 4.3，the logic frequency should be about 1 / 1 0 of 
that of the adiabatic clock. Thus the input frequency is selected to be 
lOlkHz. Figure 6-14 to Figure 6-18 reveal the output of aout5-1 to aout5-10' 
and Figure 6-19 and Figure 6-20 reveal the output of dout5-1 and dount5-7. 
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Figure 6-14 Input and analogue output of the first inverter 
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Figure 6-15 Input and analogue output of the second inverter 
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Figure 6-16 Input and analogue output of the seventh inverter 
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Figure 6-17 Input and analogue output of the tenth inverter 
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Figure 6-20 Input and digital output of the seventh inverter 
6.3.6 Power dissipation 
Measuring power of a CMOS ckcuit is difficult as the power consumption is too 
smaU. The easiest way to measure the power dissipation is using a smaU resistor to 
connected between the power source output and the Vdd input of the cixcuit to be 
measure to extract the current flow from the source. As the power consumption of 
CMOS ciicuit is smaU, the resistance of the Vdd terminal can be several megaohms. 
The potential different between the terminals of the resistor wiU be the product of 
voltage supply and size of resistor. By measuring the potential difference, v/e can 
find out the current flow from the source and then the power consumption can 
calcukted. 
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Since the size of inverter chain is not kige, we cannot measure the power 
dissipation of the AqsCMOS inverter chain direcdy because of the assumption 
stated in chapter 3.3.3. A possible method to find out the power consumption of 
the relatively smaU circuit is measuring the power consumption difference between a 
system that connects adiabatic clock generator, inverters and a pair of krge constant 
capacitive loads, and a same system without adiabatic chain. However, since power 
consumption of the adiabatic inverter chain is very smaU, the difference between the 
two systems are not distinguishable by the measuring instrument. An indirect 
measurement is done to find out the possible energy save of employing AqsCMOS 
system instead of the energy consumption of the inverter chain. 
Consider a pair of krge capacitive load of equal sizes are connected to the 
positive and negative adiabatic clock respectively. When an AqsCMOS inverter 
chain of balanced cascading with clocking scheme described in chapter 4.3 is also 
connected to the adiabatic clocks and running under a selected logic frequency, we 
can say the power dissipation of the inverter chain is negKgible. By comparing the 
power dissipation of the conventional CMOS logic of loading equal to the size of 
the laj:ge capacitive load used and the power dissipation of the AqsCMOS system, 
we can compare the power consumption of an AqsCMOS inverter chain and 
conventional logic system. 
The sizes of capacitors used are both lOnF and the resistance used to measure 
the current is 10Q to compensate the xlO probe reading. If the logic running is 
lOlkHz, the current drawn from the power source by the conventional CMOS 
should be CVf == 20« x 5 x 101^ = lO.lw]. 
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Figure 6-21 Current measure ofAqsCMOS logic 
By the reading of channel 1 - channel 2，we find the current flow from the 
source is 6.044mA. Thus, we can prove the power consumption of AqsCMOS is 
less than conventional CMOS. However, this method is a rough comparison of the 
two circuits. At this stay, we can only quantitatively prove that the power 
consumption of AqsCMOS is better. 
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7. CONCLUSIONS  
7.1 Introduction 
This chapter conclude the thesis in terms of design, function, and power dissipation. By the 
end of the chapter, discussion and future possible development can be found. 
7.2 Design 
In the thesis, a new type of quasi-static logic, Adiabatic Quasi-static CMOS (AqsCMOS) 
logic, is proposed. 
7.2.1 Adiabatic quasi-static CMOS logic 
The AqsCMOS logic is designed based on a simple electric pendubm. When a LC 
osciUator start osciUation, the capacitor wiU be periodicaUy charge up and discharged 
without using energy. In electronics, charging and discharging can be used to 
represent logic level 0 and 1. 
Using switches to control the charging and discharging processes，we can 
control the charging and discharging processes. However, the control signals of the 
switches do not have any logic relation with the status of the capacitors. This can be 
solved by introduction the current direction control device. By the current direction 
control device, logic block can be built. 
By introducing the concept of effective capacitance, adiabatic clocks and so on, 
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a large AqsCMOS system can be built. When the adiabatic clock is sufficiently 
faster than the logic，the logic can be switched aknost randomly. It is therefore 
compatible to the conventional CMOS logic, which means AqsCMOS logic can 
drive and can be driven by conventional logic device dkectly. 
7.2.2 Adiabatic quasi-static CMOS inverters 
The basic building block of AqsCMOS logic is an inverter (Figure 4-2). The inverter 
is basicaUy the reaHsation of the current direction control device which consist of a n 
channel, a p channel transistor and two diodes. The mean function of the diodes is 
to keep the load from being charged or discharged. 
Assume that the AqsCMOS inverter is powered by a sinusoidal signal. If a logic 
0 is applied to the input, the p channel transistor tums on during the negative cycle 
of the adiabatic clock and charge the load capacitance to one diode drop below the 
peak of adiabatic clocks. The diode clamp the load voltage at the previously charged 
state until the input switch and the n channel tums on. Conversely, the of input 
switch to 1 and the p channel transistor tums off. The load capacitance is 
discharged by the n channel transistor and the potential is kept by another diode. 
AqsCMOS is readily cascadable. Cascading AqsCMOS need no circuit 
modification. To optimise the speed, it is suggested to power the inverter by two 
adiabatic clocks alternatively. 
7.2.3 Adiabatic clocks generator 
Three adiabatic clocks generator are introduced. They are fuU, half, and automatic 
adiabatic clocks generator. The fuH adiabatic clock generator and automatic employ 
symmetric circuit design which guarantee the symmetry of adiabatic clock generated. 
However, they both suffer form the direct path problem which consumption power. 
The automatic clocks generator make use of negative feedback system that control 
the effective transistor size to suppress the unnecessary power loss. Half adiabatic 
clocks generator cannot guarantee the symmetry of generated signal while the circuit 
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is asymmetric. Yet direct path problem is totaUy eHminated. 
7.3 Function 
By simulations results and the test results of the test dip - Pendulum, the AqsCMOS is 
proven to be functionaL In the simulation, the system can run up to 15MHz 
7.4 Power Dissipation 
j 
By simulation results and the actual test result, the AqsCMOS system can save up to 40% of 
power. 
7.5 Discussion 
The main reason for developing AqsCMOS is to save energy consumption by adiabatic 
charging and charge recovery technique. It is interesting to point out that, the power 
consumption in AqsCMOS is not dissipated to the actual logic devices but the adiabatic 
clock. The efficiency of the adiabatic clock is important because adiabatic clock wiU operate 
in the speed ten times faster than the logic. So far, only the automatic clock generator is 
designed to improve the efficiency adiabatic clock generator. The author believe that design 
of adiabatic clock generator wiU be a important topic if AqsCMOS is going to be further 
developed. 
7.6 Further Development 
In the thesis only inverter is developed. There are a lot of problem to solve when jumping 
from inverter to other logic building blocks. For example, clocking scheme and load 
balancing in two sides of adiabatic clock generator. 
The adiabatic clock generator is another part of the project to be farther developed. As 
state in chapter 7.5, the adiabatic clock generator control the degree of power saving. The 
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efficiency of aU the clock generator designed is stiU losing energy in different ways. Using 
feedback system seem to be able to suppress the unnecessary power loss. It is worth to 
investigate the feedback system and maybe a better adiabatic clock generator can be 
developed. 
The energy loss and a lot of physical properties of AqsCMOS logic is not yet studied 
because it is not the main point of the thesis. However, the author beKeve that studying the 
logic thoroughly is necessary before the logic can be mature. 
7.7 Conclusion 
Adiabatic quasi-static CMOS logic is developed and tested. It is compatible to the 
conventional CMOS and readily cascadable. The test results show the AqsCMOS can save 
power up to 40% when compared with conventional CMOS. 
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APPENDIX I TABLE OF PlN LAYOUT PENDULUM  
yi pendulum  
4 ^ ^ vdd34-|48 
4 clkin5- clkin34+ ^ 
4 clkin5+ clkin34-等 
4aout5-l vddl2i^ 
4 aout5-2 clkin12+# 
4 aout5-7 clkinl2- ^ 
^aout5-10 vddhclk4^  
^ aout5-10' hclkout+ ^ 
,^ void 1 hclkout- 4f 
1^  void2 vddfclk ^ 
4 void3 fclkout+ ^ 
4 void4 fclkout- 41 
14 padvdd aout1 ^ 
4inl aout24^  




;^dout5-l void7 4f 四 dout5-7 gnd ^ 
Pin # Name Description  
J vdd5 The power input for the fifth inverter chain (module 5) 
_2 clkin5- Negative adiabatic clock input for the fifth inverter chain (module 5) 
_3 clkin5+ Positive adiabatic clock input for the fifth inverter chain (module 5) 
_4 aout5-1 Analogue output of the first inverter in the fifth inverter chain (module 5) 
_5 aout5-2 Analogue output of the second inverter in the fifth inverter chain (module 5) 
_6 aout5-7 Analogue output of the seventh inverter in the fifth inverter chain (module 5) 
_7 aout5-1Q Analogue output of the tenth inverter in the fifth inverter chain (module 5) 
！ _8 aout5-10' Analogue output of the first repeater in the fifth inverter chain (module 5) 
j _9 void1 Vo|d  
I 10 " ^ 2 “ Void 
i 11 void3 “ Void 
； 12 ~\^4 Void 
\ _[3 padvdd The power input for all pads  
\ J 4 |nJ Input of the first inverter chain (module 3) 
1 J 5 |n2 Input of the second inverter chain (module 3) 
2 . _J6 |n3 Input of the third inverter chain (module 4) 
： _J7 [n4 Input of the fourth inverter chain (module 4) 
1 8 |n5 Input of the fifth inverter chain (module 5) 
1 9 dout5-1 Digital output of the first inverter in the fifth inverter chain (module 5) 
2 0 dout5-7 Digital output of the seventh inverter in the fifth inverter chain (module 5) 
2 1 gnd Ground  
22 void7 Void . 
'23 void6 - Void 
• 24 void5 • Void 
2 5 aout1 Analogue output of the first inverter chain (module 3) 
2 6 aout2 Analogue output of the second inverter chain (module 3) 
2 7 aout3 Analogue output of the third inverter chain (module 4) 
2 8 aout4 Analogue output of the fourth inverter chain (module 4) 
2 9 fclkout- Negative adiabatic clock output offull adiabatic clock generator (module 1) 
3 0 fdkout+ Positive adiabatic clock output of full adiabatic clock generator (module 1) 
3 1 vddfclk Power input for full adiabatic clock generator  
32 hclkout- Negative adiabatic clock output of half adiabatic clock generator (module 2) 
Page l-l 
Appendix I Table of Pin Layout Pendulum 
33 hclkout+ Positive adiabatic clock output of half adiabatic clock generator (module 2) 
34 vddhdk Power input for half adiabatic dock generator (module 2) 
35 dkin12- Negative adiabatic clock input for the first and second inverter chain (module 1) 
36 dkin12+ Positive adiabatic clock input for the first and second inverter chain (module 1) 
3 7 vdd12 The power input for the first and second inverter chain (module 1) 
3 8 dkin34- Negative adiabatic clock input for the third and fourth inverter chain (module 2) 
3 9 dkin34+ Positive adiabatic clock input for the third and fourth inverter chain (module 2) 
4 0 vdd34 The power input for the third and fourth inverter chain (module 2) 

















Appendix II Photographs of Pendulum 
APPENDIX II PHOTOGRAPHS OF PENDULUM  
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